aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
Diffstat (limited to 'src')
-rw-r--r--src/machine.tex2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/machine.tex b/src/machine.tex
index a718611..d7a53be 100644
--- a/src/machine.tex
+++ b/src/machine.tex
@@ -1885,6 +1885,8 @@ into loads to the memory-mapped {\tt mtime} register, or emulate this
functionality in M-mode software.
\end{commentary}
+In systems without U-mode, the {\tt mcounteren} register should not exist.
+
\subsection{Machine Counter-Inhibit CSR ({\tt mcountinhibit})}
\begin{figure*}[h!]