aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2018-12-19 19:45:26 -0800
committerAndrew Waterman <andrew@sifive.com>2018-12-19 19:45:26 -0800
commitf5197210a04dc54564f7a9e1be267c6ade049eb6 (patch)
tree9ba2c078b2e8b900e8666eb80768b62aa6076400 /src
parent828ffcb3f0ef31300445c803f0a239b694ba40d1 (diff)
downloadriscv-isa-manual-f5197210a04dc54564f7a9e1be267c6ade049eb6.zip
riscv-isa-manual-f5197210a04dc54564f7a9e1be267c6ade049eb6.tar.gz
riscv-isa-manual-f5197210a04dc54564f7a9e1be267c6ade049eb6.tar.bz2
Improve description of C opcode map
Diffstat (limited to 'src')
-rw-r--r--src/c.tex4
1 files changed, 3 insertions, 1 deletions
diff --git a/src/c.tex b/src/c.tex
index 1f4869e..912b082 100644
--- a/src/c.tex
+++ b/src/c.tex
@@ -1215,7 +1215,9 @@ HINTs will ever be defined in this subspace.
\section{RVC Instruction Set Listings}
Table~\ref{rvcopcodemap} shows a map of the major opcodes for RVC.
-Opcodes with the lower two bits set correspond to instructions wider
+Each row of the table corresponds to one quadrant of the encoding
+space. The last quadrant, which has the two
+least-significant bits set, corresponds to instructions wider
than 16 bits, including those in the base ISAs. Several instructions
are only valid for certain operands; when invalid, they are marked
either {\em RES} to indicate that the opcode is reserved for future