aboutsummaryrefslogtreecommitdiff
path: root/src
diff options
context:
space:
mode:
authorTarek BOCHKATI <tarek.bouchkati@gmail.com>2020-10-14 14:14:09 +0100
committerAntonio Borneo <borneo.antonio@gmail.com>2020-11-04 17:36:01 +0000
commit80a5285ea6157706075e783fd6cb1ad09875d660 (patch)
treead78e970226da87df1c1e022878bc671f902fde7 /src
parent3099d52d78ce3703cefa0a066a879fb95fd047d3 (diff)
downloadriscv-openocd-80a5285ea6157706075e783fd6cb1ad09875d660.zip
riscv-openocd-80a5285ea6157706075e783fd6cb1ad09875d660.tar.gz
riscv-openocd-80a5285ea6157706075e783fd6cb1ad09875d660.tar.bz2
stm32h7x.cfg: alignment with RM0399 rev3
in RM0399 rev2, there was these bits in DBGMCU_CR registers: - DBGSTBY_D3 : bit 7 - DBGSTOP_D3 : bit 8 these bits have been changed to reserved in rev3 Change-Id: I9d10d90e383795dc8e25a117d59fa065dc594610 Signed-off-by: Tarek BOCHKATI <tarek.bouchkati@gmail.com> Reviewed-on: http://openocd.zylin.com/5861 Tested-by: jenkins Reviewed-by: Christopher Head <chead@zaber.com> Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
Diffstat (limited to 'src')
0 files changed, 0 insertions, 0 deletions