| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2015-09-02 | Remove automatically-generated files | Andrew Waterman | 1 | -361/+0 |
| 2015-07-05 | New machine-mode timer facility | Andrew Waterman | 1 | -2/+2 |
| 2015-05-09 | Update to privileged architecture version 1.7 | Andrew Waterman | 1 | -26/+65 |
| 2015-03-17 | Merge [shm]call into ecall, [shm]ret into eret | Andrew Waterman | 1 | -18/+11 |
| 2015-03-12 | Add hcall instruction | Andrew Waterman | 1 | -0/+1 |
| 2015-03-12 | Update to new privileged spec | Andrew Waterman | 1 | -54/+66 |
| 2014-04-03 | Move stats register | Stephen Twigg | 1 | -2/+2 |
| 2014-03-18 | Add rdcycleh etc. for RV32 | Andrew Waterman | 1 | -0/+12 |
| 2014-03-11 | New FP encoding | Andrew Waterman | 1 | -38/+38 |
| 2014-03-06 | Add fclass.{s|d} instructions | Andrew Waterman | 1 | -0/+2 |
| 2014-02-14 | Renumber uarch CSRs into custom CSR space | Andrew Waterman | 1 | -16/+16 |
| 2014-02-06 | Reserve 16 uarch-specific read-only userspace counters | Andrew Waterman | 1 | -0/+32 |
| 2014-01-21 | Auto-generate exception cause numbers | Andrew Waterman | 1 | -0/+30 |
| 2014-01-13 | swap JAL/JALR again | Andrew Waterman | 1 | -2/+2 |
| 2013-12-09 | New RDCYCLE encoding | Andrew Waterman | 1 | -37/+37 |
| 2013-11-25 | New privileged ISA | Andrew Waterman | 1 | -29/+85 |
| 2013-11-21 | fix slli/slliw encoding bug | Yunsup Lee | 1 | -2/+2 |
| 2013-09-21 | Update ISA encoding | Andrew Waterman | 1 | -0/+184 |
 |
index : riscv-tools/riscv-opcodes.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |
path: root/inst.chisel