aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2017-03-07Update the debug CSR definitions for the proposed 0.13 debug specdebugPalmer Dabbelt1-3/+0
2016-12-21Add Q extensionKito Cheng1-0/+39
2016-12-21Fix first line of riscv-opc.h, gnu coding style need end with 1 dot and 2 spaceKito Cheng1-1/+1
2016-12-06avoid non-standard predefined macrosAndrew Waterman1-1/+1
2016-08-26Renumber misa; add performance counter CSRsAndrew Waterman1-33/+154
2016-08-26Add mcontrol type constants. (#11)Tim Newsome1-0/+3
2016-08-25Re-rename trigger registers to be 1-basedAndrew Waterman1-3/+3
2016-08-25Make hardware triggers match latest spec.Tim Newsome2-22/+34
2016-07-06Update to new PTE formatAndrew Waterman1-33/+10
2016-06-30Remove instructions from privilege spec that are already in user specAndrew Waterman1-5/+2
2016-06-18Add READMEAndrew Waterman1-0/+10
2016-06-17Remove sasid (it's merged into sptbr now)Andrew Waterman1-1/+0
2016-06-09Update breakpoint specAndrew Waterman1-8/+15
2016-06-08Add breakpoint CSRsAndrew Waterman2-0/+14
2016-06-03Keep DCSR_XDEBUGVER unsigned.Tim Newsome1-1/+1
2016-06-01Update path to binutilsAndrew Waterman1-1/+1
2016-06-01Add dret instruction and debug CSRs. (#5)Tim Newsome3-0/+27
2016-05-13Remove arg lists from latex tablesAndrew Waterman1-42/+1
2016-05-13Rename "Device Interrupt" to "External Interrupt"Andrew Waterman1-3/+6
2016-05-02Remove mipi registersAndrew Waterman1-1/+0
2016-05-02Remove tohost/fromhostAndrew Waterman1-2/+0
2016-04-30Remove mcfgaddr; change memory mapAndrew Waterman2-5/+7
2016-04-30Remove mtimecmpAndrew Waterman1-2/+0
2016-04-30ERET -> xRETAndrew Waterman3-7/+9
2016-04-06Remove nonstandard stats, uarch CSRsAndrew Waterman1-21/+0
2016-03-10Allow immediates for write_csr; check for signednessAndrew Waterman1-6/+12
2016-03-10Reflect new location of encoding.h in riscv-pkAndrew Waterman1-1/+1
2016-03-03Update CSR encodingAndrew Waterman2-2/+24
2016-02-28WIP on priv spec v1.9Andrew Waterman1-30/+14
2016-02-28WIP on priv spec v1.9Andrew Waterman2-21/+21
2016-02-05WIP on priv spec v1.9Andrew Waterman3-44/+44
2016-01-13remove hwachaV3 definitionsColin Schmidt4-194/+1
2015-11-12add miobase, mipi; drop send_ipiAndrew Waterman1-1/+2
2015-11-06Revert "Revert "Enable the four custom instructions""Andrew Waterman1-1/+1
2015-10-20Update to hopefully final RVC 1.9 encodingAndrew Waterman1-8/+6
2015-10-12rvc 1.8 candidateAndrew Waterman2-21/+21
2015-10-05move towards RVC 1.8Andrew Waterman2-34/+44
2015-09-28In C headers, keep instructions in original input orderAndrew Waterman1-2/+2
2015-09-28Include pseudo-ops in inst.chiselAndrew Waterman1-2/+2
2015-09-08No need to provide GCC with encoding.h anymoreAndrew Waterman1-2/+1
2015-09-08Use BitPat instead of Bits for Chisel3Andrew Waterman1-1/+1
2015-09-08update to latest RVC proposalAndrew Waterman5-52/+35
2015-09-02Remove automatically-generated filesAndrew Waterman3-2391/+2
2015-07-28Fix DECLARE_CAUSE macrosAndrew Waterman1-1/+1
2015-07-05New machine-mode timer facilityAndrew Waterman2-3/+3
2015-05-31RVC v1.7 encodingAndrew Waterman3-22/+65
2015-05-14Fix VM, MIP encodingAndrew Waterman1-6/+6
2015-05-09Update to privileged architecture version 1.7Andrew Waterman6-124/+243
2015-04-02Distinguish Sv39/Sv48; reserve some PPN bitsAndrew Waterman2-5/+7
2015-03-30RVC draftAndrew Waterman3-51/+24
generated by cgit v1.1 at 2024-06-23 16:40:22 +0000