aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2022-02-21Add RNMI CSRs and instructionrnmiAndrew Waterman2-1/+6
2022-02-13Clean up handling of bitmanip extensionsAndrew Waterman13-92/+120
2022-01-20Synchronize priv-instr-table.tex with the Manual (#99)Tsukasa #01 (a4lg)1-7/+14
2022-01-19Update vmorn/vmandn mnemonics; create pseudos for old namesAndrew Waterman2-2/+5
2022-01-19Fix encodings of HINVAL.VVMA/HINVAL.GVMAAndrew Waterman1-2/+2
2022-01-19Add RISC-V Zfh extension instructions to table (#97)Tsukasa #01 (a4lg)1-0/+17
2022-01-19Remove LaTeX trailing spaces (entirely) (#98)Tsukasa #01 (a4lg)1-16/+16
2021-12-21removed non-ratified RV64B opcodes (#96)Purushothaman Palani1-7/+0
2021-12-16Add new CSR bits defined in Privileged Spec version 1.12 (#94)Tsukasa #01 (a4lg)1-0/+31
2021-12-15Merge branch 'a4lg-make-intermediate-header'Andrew Waterman2-3/+6
2021-12-15add quotes around 'make' commandAndrew Waterman1-1/+1
2021-12-16Make intermediate header fileTsukasa OI2-3/+6
2021-12-15Add new CSRs defined in Privileged Spec version 1.12 (again) (#92)Tsukasa #01 (a4lg)1-0/+1
2021-12-13Add new CSRs defined in Privileged Spec version 1.12 (#90)Tsukasa #01 (a4lg)1-0/+67
2021-12-13Add Zicbo{m,p,z} instructions (#91)Tsukasa #01 (a4lg)3-1/+21
2021-11-02Update trigger CSRs per Debug Spec v1.0: mscontext, scontext, hcontext (#85)Jan Matyas1-1/+3
2021-11-02Merge pull request #87 from scottj97/update-isasim-encodingAndrew Waterman1-4/+2
2021-11-02Merge branch 'master' into update-isasim-encodingScott Johnson3-5/+5
2021-11-02Update Krypto to match what Spike hasScott Johnson2-6/+1
2021-11-02Remove no-longer-used SSTATUS_VS_MASKScott Johnson1-4/+0
2021-11-02Add new hypervisor bits to mstatushScott Johnson1-0/+2
2021-11-01Merge pull request #84 from mjosaarinen/masterAndrew Waterman4-10/+5
2021-11-01Change entropy source CSR name and address (seed).Markku-Juhani O. Saarinen2-6/+1
2021-11-01Zbkx renames xperm.n and xperm.b as xperm4 and xperm8. Others for consistency.Markku-Juhani O. Saarinen2-4/+4
2021-08-25Remove vestages of N extensionAndrew Waterman2-10/+1
2021-08-08RVP: v0.9.3 support (#79)marcfedorow1-1/+0
2021-08-03Fix Svinval rs1 encodings (#78)Daniel Lustig1-5/+5
2021-07-28Add missing aliases for vle1.v/vse1.vAndrew Waterman1-0/+3
2021-07-28Merge pull request #60 from riscv/p-extAndrew Waterman3-1/+334
2021-07-28RVP: v0.9.2 supportChun-Ping Chung1-327/+327
2021-07-28RVP: format opcodeChun-Ping Chung1-329/+327
2021-07-28RVP: v0.9.1 supportChun-Ping Chung2-26/+23
2021-07-28RVP: v0.5.2 supportChun-Ping Chung3-1/+339
2021-07-28Merge pull request #77 from ben-marshall/masterAndrew Waterman2-66/+4
2021-07-28scalar-crypto: Remove rv*_only logic.Ben Marshall1-54/+0
2021-07-23scalar-crypto: post arch-review aes32* opcode changeBen Marshall2-12/+4
2021-07-19Virtual memory updates (#76)Daniel Lustig4-1/+16
2021-07-18rvv: remove dot and qmac instructions (#75)Chih-Min Chao1-7/+0
2021-07-13Updated several RVV instructions (#74)Zhen Wei2-10/+20
2021-06-20Move shift instructions to opcodes-rv64i (#68)Andrew Waterman2-3/+5
2021-06-07Update PTE_N encodingAndrew Waterman1-1/+1
2021-06-04scalar-crypto: Opcode updates for v0.9.2 (#66)Ben Marshall4-8/+8
2021-04-05Add fence.tso and pause instructionsAndrew Waterman1-2/+2
2021-03-11update vmv.x.s opcode (#65)leahyao1-1/+1
2021-03-08Merge pull request #63 from ben-marshall/scalar-cryptoAndrew Waterman5-3/+136
2021-02-24Merge pull request #64 from chihminchao/rvv-v0.10Andrew Waterman2-5/+9
2021-02-23rvv: add vsetivliChih-Min Chao2-3/+5
2021-02-23rvv: rename reciprocal instructionsChih-Min Chao1-2/+2
2021-02-23rvv: add vle1/vse1 instructionsChih-Min Chao1-0/+2
2021-02-19scalar-crypto: Apply suggestions from code reviewBen Marshall3-5/+2