index
:
riscv-tests.git
attempt-travis-fix
ceasetest2
compliance_tests
cs152-sp18-lab3
debug
debug-0.13
debug-clear-satp
debug-delete-sim
debug_auth
debug_disassemble
disable_unavailable
dma-memcpy
eos20-bringup
hw_watchpoint
interrupts
master
misc
no_progbuf
priv
privchange-dontdeleteme
python3
rekall
resume_from_trigger
riscv-tests-sail
rtos
rvt-master
smi-demo
split-isa-tests
sqrt-171
tmp
trap_entry_align
trap_entry_align-1
travis-dev
trigger_priority
usb_error
xlen_fix
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Age
Commit message (
Expand
)
Author
Files
Lines
2016-07-07
Don't use FPU in benchmarks that don't need to use the FPU
Andrew Waterman
4
-21
/
+13
2016-07-07
Delete unused benchmark
Andrew Waterman
6
-2539
/
+0
2016-07-06
Update to new PTE format
Andrew Waterman
2
-9
/
+9
2016-06-22
Mark RV32 tests as such
Andrew Waterman
2
-2
/
+2
2016-06-22
separate ua and um tests from ui tests
split-isa-tests
Howard Mao
60
-165
/
+59
2016-06-22
split up rv64uf and rv64ud isa tests
Howard Mao
28
-251
/
+670
2016-06-17
Fix breakpoint test when only one breakpoint present
Andrew Waterman
1
-1
/
+8
2016-06-17
bump env
Andrew Waterman
1
-5
/
+5
2016-06-14
rv32ui: sh: Added side effect test (#14)
Sebastian Bøe
1
-0
/
+18
2016-06-10
Test more than one breakpoint at a time, if present
Andrew Waterman
1
-44
/
+68
2016-06-09
Update breakpoint spec
Andrew Waterman
2
-8
/
+23
2016-06-08
Don't arm breakpoint before setting break address
Andrew Waterman
1
-12
/
+11
2016-06-08
Add HW breakpoint test
Andrew Waterman
3
-5
/
+103
2016-05-25
Keep tohost/fromhost at deterministic address
Andrew Waterman
4
-15
/
+20
2016-05-22
Enable LR/SC tests, even for uniprocessors
Andrew Waterman
4
-6
/
+4
2016-05-22
Use -mcmodel=medany, not -fpie
Andrew Waterman
1
-1
/
+1
2016-05-04
speed up mt-matmul and spmv tests
Andrew Waterman
5
-11059
/
+5741
2016-05-04
Speed up benchmarks that take a long time to run
Andrew Waterman
6
-22089
/
+10579
2016-05-03
get rid of empty benchmark
Howard Mao
3
-55
/
+0
2016-05-03
get rid of empty asm test
Howard Mao
3
-30
/
+0
2016-05-03
Update env, fixing multicore VM tests
Andrew Waterman
1
-5
/
+8
2016-05-03
add empty benchmark
Howard Mao
3
-0
/
+55
2016-05-03
add empty ISA test
Howard Mao
3
-0
/
+30
2016-05-02
Remove incorrect M-mode WFI test
Andrew Waterman
3
-18
/
+0
2016-05-02
Stop using tohost/fromhost registers
Andrew Waterman
4
-10
/
+31
2016-04-30
ERET -> xRET; new memory map
Andrew Waterman
22
-1201
/
+152
2016-04-06
Don't use stats register; refer to uarch counters by number
Andrew Waterman
2
-15
/
+10
2016-04-06
Fix expected misa register value for RV32
Andrew Waterman
1
-1
/
+1
2016-03-14
Rework benchmarks to run in M-mode
Andrew Waterman
6
-32
/
+24
2016-03-14
Update .gitignore
Andrew Waterman
1
-0
/
+1
2016-03-14
Merge branch 'priv-1.9'
Andrew Waterman
31
-363
/
+320
2016-03-14
More RV32 tests
Andrew Waterman
5
-10
/
+76
2016-03-10
Add missing rv32mi/rv32si tests
Andrew Waterman
8
-3
/
+43
2016-03-07
revert install rule to the old correct way
Howard Mao
1
-2
/
+2
2016-03-03
Undo accidental Makefile modification
Andrew Waterman
1
-1
/
+1
2016-03-03
Make WFI test more strict
Andrew Waterman
2
-7
/
+5
2016-03-03
Some S-mode tests really only belong in M-mode
Andrew Waterman
13
-193
/
+135
2016-03-03
Make JALR test sensible in RISC-V, rather than SMIPS
Andrew Waterman
2
-121
/
+18
2016-03-03
Fix ma_fetch to work with or without RVC
Andrew Waterman
1
-8
/
+18
2016-03-03
WIP on priv spec v1.9
Andrew Waterman
2
-4
/
+4
2016-03-03
WIP on priv spec v1.9
Andrew Waterman
8
-33
/
+37
2016-03-03
Fix ./configure in root
Andrew Waterman
4
-27
/
+30
2016-03-01
Negative float -> unsigned int conversions return 0
Andrew Waterman
1
-17
/
+17
2016-02-29
Merge pull request #8 from riscv/sqrt-171
Colin Schmidt
1
-0
/
+5
2016-02-29
remove comments now that tests pass
sqrt-171
Colin Schmidt
1
-2
/
+0
2016-02-28
Fix capitalization of XLEN variable
Andrew Waterman
1
-1
/
+1
2016-02-28
Strip big-endian tests
Andrew Waterman
4
-24
/
+0
2016-02-27
Merge pull request #10 from riscv/travis-dev
Palmer Dabbelt
5
-103
/
+302
2016-02-27
only build the rv32 bit tests if xlen is 32
Colin Schmidt
1
-0
/
+3
2016-02-27
remove malloc declaration from dhrystone
Colin Schmidt
1
-1
/
+0
[next]