aboutsummaryrefslogtreecommitdiff
path: root/riscv/processor.cc
AgeCommit message (Expand)AuthorFilesLines
2026-02-13Speed up I$ refillfetchAndrew Waterman1-11/+0
2025-12-04Clean up VA size handlingAndrew Waterman1-25/+16
2025-11-30Eliminate the opcode cacheAndrew Waterman1-34/+36
2025-11-30Rebuild opcode map whenever ISA/logging changesAndrew Waterman1-0/+1
2025-11-16Move Zca-enabled check off the critical pathAndrew Waterman1-0/+3
2025-11-13Handle uncommon branch/jump exceptions with tail callAndrew Waterman1-0/+5
2025-11-13Handle uncommon JALR cases with a tail callAndrew Waterman1-0/+8
2025-07-29Merge pull request #2037 from riscv-software-src/2036-reduxAndrew Waterman1-7/+0
2025-07-28Implement processor_t::paddr_bits correctlyAndrew Waterman1-7/+0
2025-07-15AIA: vstopi should only be used for AIA-extended interruptsIan Huang1-35/+16
2025-06-22Adjust vsdeleg from VSSIP to SSIP interrupt occurredBinno1-0/+1
2025-06-18Performance: processor_t::take_interrupt() should check EXT_SSAIAJean-François Monestier1-3/+9
2025-05-22Merge pull request #1988 from binno/pr-aiaAndrew Waterman1-34/+71
2025-05-16Merge pull request #1993 from arrv-sc/arrv-sc/init-blockszAndrew Waterman1-1/+1
2025-05-16feat: move cache block size initialization to constructorAlexander Romanov1-1/+1
2025-05-15Merge pull request #1991 from arrv-sc/arrv-sc/const-get-isaAndrew Waterman1-1/+1
2025-05-14feat: initialize xlen in constructorAlexander Romanov1-1/+2
2025-05-14feat: mark processor_t getters as constAlexander Romanov1-1/+1
2025-05-14Modify non-standard interrupt start positionBinno1-2/+2
2025-05-14AIA: Handle the interrupt of vstopi in VS-modeYenHaoChen1-1/+30
2025-05-14AIA: Allow interrupt of any IID from vstopi/hvictlYenHaoChen1-2/+0
2025-05-14AIA: Take interrupts at VS level through vstopi instead of vsip and vsieYenHaoChen1-4/+5
2025-05-14AIA: Handle the interrupt of nonvirtual SIP in HS-modeYenHaoChen1-1/+1
2025-05-14AIA: Permit supervisor-level interrupts even while corresponding bits in mide...YenHaoChen1-2/+4
2025-05-13AIA: refactor: Use a new variable, selected_interrupt, for better readabilityYenHaoChen1-2/+2
2025-05-13AIA: refactor: Modulize interrupt selection by default_priorityYenHaoChen1-26/+33
2025-04-28Move commit logging check off the critical pathAndrew Waterman1-0/+1
2025-04-16Explicitly annotate fallthrough cases (-Wextra)Andrew Waterman1-2/+2
2025-04-16Remove non-ISO compound literals (-Wpedantic)Andrew Waterman1-22/+19
2025-04-16Remove unused functions (-Werror)Andrew Waterman1-37/+0
2025-04-15processor: don't append one char at a time in strtolowerMahmoud Abumandour1-3/+4
2025-04-10Use SDT of deleg priv. for double trapVed Shanbhogue1-1/+4
2025-04-09Merge pull request #1946 from riscv-software-src/bus-robustAndrew Waterman1-0/+5
2025-04-08refactor: make extensions accept processor as an argumentAlexander Romanov1-5/+4
2025-04-02Add abstract_device_t::size method; add to all devicesAndrew Waterman1-0/+5
2024-12-01Add extension_t csrs in reset(), not register_extension()Jerry Zhao1-3/+4
2024-11-08feat: add possibility for custom CSRsAlexander Romanov1-0/+2
2024-10-29Fix non-standard interrupt start positiondemin.han1-2/+2
2024-09-27refactor: Merge halt and halt_on_reset variables in processor_tYenHaoChen1-2/+0
2024-09-27refactor: Move halt out of dcsrYenHaoChen1-1/+1
2024-09-17fix error in reading right sstatusVed Shanbhogue1-1/+1
2024-09-05Work if tcontrol doesn't exist.Tim Newsome1-1/+1
2024-08-07Add SmdbltrpVed Shanbhogue1-5/+19
2024-08-01Move CSR initialization to its own fileAndrew Waterman1-397/+3
2024-08-01Merge pull request #1721 from abejgonzalez/dts_parsingAndrew Waterman1-19/+20
2024-08-01Merge pull request #1756 from riscv-software-src/clean-up-hpmAndrew Waterman1-11/+11
2024-08-01Fix enabling hypervisor extensionAndrew Waterman1-1/+1
2024-08-01Avoid magic constants in hpmcounter implementationAndrew Waterman1-11/+11
2024-08-01Move isa property to a field of processor_t, not sim_tJerry Zhao1-19/+20
2024-07-31Fix segfault accessing menvcfg when U-mode doesn't existAndrew Waterman1-26/+30