index
:
riscv-isa-sim.git
arrv-sc-arrv-sc/snippy-tests
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fetch
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
sanitize
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
zvmm
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
processor.cc
Age
Commit message (
Expand
)
Author
Files
Lines
2026-02-13
Speed up I$ refill
fetch
Andrew Waterman
1
-11
/
+0
2025-12-04
Clean up VA size handling
Andrew Waterman
1
-25
/
+16
2025-11-30
Eliminate the opcode cache
Andrew Waterman
1
-34
/
+36
2025-11-30
Rebuild opcode map whenever ISA/logging changes
Andrew Waterman
1
-0
/
+1
2025-11-16
Move Zca-enabled check off the critical path
Andrew Waterman
1
-0
/
+3
2025-11-13
Handle uncommon branch/jump exceptions with tail call
Andrew Waterman
1
-0
/
+5
2025-11-13
Handle uncommon JALR cases with a tail call
Andrew Waterman
1
-0
/
+8
2025-07-29
Merge pull request #2037 from riscv-software-src/2036-redux
Andrew Waterman
1
-7
/
+0
2025-07-28
Implement processor_t::paddr_bits correctly
Andrew Waterman
1
-7
/
+0
2025-07-15
AIA: vstopi should only be used for AIA-extended interrupts
Ian Huang
1
-35
/
+16
2025-06-22
Adjust vsdeleg from VSSIP to SSIP interrupt occurred
Binno
1
-0
/
+1
2025-06-18
Performance: processor_t::take_interrupt() should check EXT_SSAIA
Jean-François Monestier
1
-3
/
+9
2025-05-22
Merge pull request #1988 from binno/pr-aia
Andrew Waterman
1
-34
/
+71
2025-05-16
Merge pull request #1993 from arrv-sc/arrv-sc/init-blocksz
Andrew Waterman
1
-1
/
+1
2025-05-16
feat: move cache block size initialization to constructor
Alexander Romanov
1
-1
/
+1
2025-05-15
Merge pull request #1991 from arrv-sc/arrv-sc/const-get-isa
Andrew Waterman
1
-1
/
+1
2025-05-14
feat: initialize xlen in constructor
Alexander Romanov
1
-1
/
+2
2025-05-14
feat: mark processor_t getters as const
Alexander Romanov
1
-1
/
+1
2025-05-14
Modify non-standard interrupt start position
Binno
1
-2
/
+2
2025-05-14
AIA: Handle the interrupt of vstopi in VS-mode
YenHaoChen
1
-1
/
+30
2025-05-14
AIA: Allow interrupt of any IID from vstopi/hvictl
YenHaoChen
1
-2
/
+0
2025-05-14
AIA: Take interrupts at VS level through vstopi instead of vsip and vsie
YenHaoChen
1
-4
/
+5
2025-05-14
AIA: Handle the interrupt of nonvirtual SIP in HS-mode
YenHaoChen
1
-1
/
+1
2025-05-14
AIA: Permit supervisor-level interrupts even while corresponding bits in mide...
YenHaoChen
1
-2
/
+4
2025-05-13
AIA: refactor: Use a new variable, selected_interrupt, for better readability
YenHaoChen
1
-2
/
+2
2025-05-13
AIA: refactor: Modulize interrupt selection by default_priority
YenHaoChen
1
-26
/
+33
2025-04-28
Move commit logging check off the critical path
Andrew Waterman
1
-0
/
+1
2025-04-16
Explicitly annotate fallthrough cases (-Wextra)
Andrew Waterman
1
-2
/
+2
2025-04-16
Remove non-ISO compound literals (-Wpedantic)
Andrew Waterman
1
-22
/
+19
2025-04-16
Remove unused functions (-Werror)
Andrew Waterman
1
-37
/
+0
2025-04-15
processor: don't append one char at a time in strtolower
Mahmoud Abumandour
1
-3
/
+4
2025-04-10
Use SDT of deleg priv. for double trap
Ved Shanbhogue
1
-1
/
+4
2025-04-09
Merge pull request #1946 from riscv-software-src/bus-robust
Andrew Waterman
1
-0
/
+5
2025-04-08
refactor: make extensions accept processor as an argument
Alexander Romanov
1
-5
/
+4
2025-04-02
Add abstract_device_t::size method; add to all devices
Andrew Waterman
1
-0
/
+5
2024-12-01
Add extension_t csrs in reset(), not register_extension()
Jerry Zhao
1
-3
/
+4
2024-11-08
feat: add possibility for custom CSRs
Alexander Romanov
1
-0
/
+2
2024-10-29
Fix non-standard interrupt start position
demin.han
1
-2
/
+2
2024-09-27
refactor: Merge halt and halt_on_reset variables in processor_t
YenHaoChen
1
-2
/
+0
2024-09-27
refactor: Move halt out of dcsr
YenHaoChen
1
-1
/
+1
2024-09-17
fix error in reading right sstatus
Ved Shanbhogue
1
-1
/
+1
2024-09-05
Work if tcontrol doesn't exist.
Tim Newsome
1
-1
/
+1
2024-08-07
Add Smdbltrp
Ved Shanbhogue
1
-5
/
+19
2024-08-01
Move CSR initialization to its own file
Andrew Waterman
1
-397
/
+3
2024-08-01
Merge pull request #1721 from abejgonzalez/dts_parsing
Andrew Waterman
1
-19
/
+20
2024-08-01
Merge pull request #1756 from riscv-software-src/clean-up-hpm
Andrew Waterman
1
-11
/
+11
2024-08-01
Fix enabling hypervisor extension
Andrew Waterman
1
-1
/
+1
2024-08-01
Avoid magic constants in hpmcounter implementation
Andrew Waterman
1
-11
/
+11
2024-08-01
Move isa property to a field of processor_t, not sim_t
Jerry Zhao
1
-19
/
+20
2024-07-31
Fix segfault accessing menvcfg when U-mode doesn't exist
Andrew Waterman
1
-26
/
+30
[next]