index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
11 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
4 months
dynamic
build: Dynamically link installed progs
Jerry Zhao
15 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
18 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
15 months
log-commits-faster
tmp
Andrew Waterman
11 months
master
Merge pull request #1839 from ved-rivos/issue_1838
Andrew Waterman
23 hours
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
10 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
17 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
15 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
2 years
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
6 years
Age
Commit message
Author
Files
Lines
2018-04-30
Debug ROM: Adjust debug ROM to have fewer icache flushes
tweak_debug_rom
Megan Wachs
1
-13
/
+12
2018-04-29
When no arguments are passed, print spike help, not fesvr help
Andrew Waterman
1
-3
/
+3
2018-04-04
Allow querying the mmu configuration chosen during the build. (#191)
Prashanth Mundkur
1
-0
/
+18
2018-04-04
Revert "Fix for issue #183: No illegal instruction exception for c.sxxi instr...
Andrew Waterman
3
-3
/
+3
2018-03-30
Merge pull request #189 from pmundkur/pm-csr-name-api
Palmer Dabbelt
2
-0
/
+10
2018-03-26
Add an api to get the name for a CSR.
Prashanth Mundkur
2
-0
/
+10
2018-03-21
Implement Hauser misa.C misalignment proposal (#187)
Andrew Waterman
4
-6
/
+12
2018-03-21
Fix the access exception during page-table walks to match the original access...
Prashanth Mundkur
1
-1
/
+9
2018-03-19
Fix spike-dasm. (#184)
Tim Newsome
1
-1
/
+2
2018-03-19
Merge pull request #182 from riscv/reset_bits
Tim Newsome
5
-1
/
+33
[...]