index
:
riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
8 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
7 weeks
dynamic
build: Dynamically link installed progs
Jerry Zhao
13 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
16 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
13 months
log-commits-faster
tmp
Andrew Waterman
9 months
master
Merge pull request #1769 from riscv-software-src/b-ordering
Andrew Waterman
4 days
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
8 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
15 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
13 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
23 months
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
5 years
Age
Commit message
Author
Files
Lines
2023-01-11
For NS16550 UART, poll stdin less often
tmp
Andrew Waterman
2
-1
/
+12
2023-01-11
Run Spike and HTIF in a single thread, rather than two
Andrew Waterman
2
-31
/
+14
2023-01-11
Merge pull request #1212 from riscv-software-src/debug_smoke
Andrew Waterman
4
-11
/
+84
2023-01-11
Automatically test that external debug still works.
Tim Newsome
1
-0
/
+64
2023-01-11
Use nproc or hw.ncpu instead of -j4 to build spike.
Tim Newsome
1
-1
/
+1
2023-01-11
Refactor build-spike out of test-spike.
Tim Newsome
3
-11
/
+20
2023-01-11
Merge pull request #1223 from riscv-software-src/readme
Andrew Waterman
1
-1
/
+2
2023-01-11
Fix supported debug version, use extension names
Tim Newsome
1
-1
/
+2
2023-01-10
Merge branch 'aap-sc-aap-sc/mem_cfg_corner_cases'
Andrew Waterman
4
-16
/
+53
2023-01-10
improve merge_mem_regions to handle memory region covering the whole 64-bit a...
Parshintsev Anatoly
1
-0
/
+24
[...]