aboutsummaryrefslogtreecommitdiff
path: root/include
AgeCommit message (Expand)AuthorFilesLines
2021-10-19pau: assign barsChristophe Lombard3-0/+109
2021-10-19rainier: detect pau devicesChristophe Lombard2-0/+8
2021-10-19pau: introduce supportChristophe Lombard4-0/+129
2021-10-19npu2: move opal apiChristophe Lombard1-0/+7
2021-10-19AWAN simulator support for P10Ryan Grimm1-0/+1
2021-10-19phb3: make endian-cleanNicholas Piggin1-6/+6
2021-10-19Remove support for POWER8 DD1Nicholas Piggin2-6/+1
2021-10-19phb4: annotate tbl_pest with endian typesNicholas Piggin1-1/+1
2021-10-19cpu: add debug check in cpu_relaxNicholas Piggin1-0/+1
2021-10-13HBRT: fix clobbered r16 when host services handlers are calledNicholas Piggin1-0/+5
2021-09-09npu3: Remove GPU support on SwiftFrederic Barrat5-449/+0
2021-08-18interrupts: Do not advertise XICS support on P10Cédric Le Goater1-0/+1
2021-08-18xive/p10: Fix mismatch errors when DEBUG=1Cédric Le Goater1-0/+3
2021-08-06libpore: P10 stop-api supportPratik Rajesh Sampat1-0/+239
2021-08-06phb4/5: Fix PHB link width detection to avoid useless retrainingsFrederic Barrat1-0/+1
2021-08-06phb4: Cleanup PEC config discovery in CAPI modeFrederic Barrat1-3/+7
2021-08-06phb5: Workaround for PCI bug HW551382Frederic Barrat1-1/+1
2021-08-06phb5: Add register inits specific to Gen5Frederic Barrat1-2/+4
2021-08-06hw/phb5: Update PHB numbering to allow for virtual PHBsFrederic Barrat1-1/+1
2021-08-06xive/p10: Tune max_entries_in_modified when split_mode is onCédric Le Goater1-0/+1
2021-08-06xive/p10: Activate has_array when PQ_disable is availableCédric Le Goater1-0/+2
2021-08-06xive/p10: Activate split mode for PHB ESBs when PQ_disable is availableCédric Le Goater1-0/+5
2021-08-06xive/p10: Introduce a new OPAL_XIVE_IRQ_STORE_EOI2 flagCédric Le Goater1-0/+1
2021-08-06xive/p10: Add automatic Context Save and Restore supportCédric Le Goater2-1/+8
2021-08-06xive/p10: Configure XIVE for fused coresCédric Le Goater1-0/+12
2021-08-06xive/p10: Introduce new capability bitsCédric Le Goater2-1/+10
2021-08-06psi/p10: Introduce xive2_source_mask()Cédric Le Goater1-0/+2
2021-08-06hw/phb5: Add support for 'Address-Based Interrupt Trigger' modeCédric Le Goater1-0/+2
2021-08-06hw/phb5: Add support for PQ offloadingCédric Le Goater2-0/+3
2021-08-06hw/phb5: Add initial supportJordan Niethe4-13/+26
2021-08-06psi/p10: Activate StoreEOICédric Le Goater1-0/+1
2021-08-06psi/p10: Activate 64K ESB pagesCédric Le Goater1-2/+3
2021-08-06xive/p10: Add a XIVE2 driverCédric Le Goater2-0/+578
2021-08-06hw/imc: Power10 supportAnju T Sudhakar1-0/+2
2021-08-06NX: Set VAS RMA write BAR register on P10Haren Myneni2-0/+4
2021-08-06hw/phys-map/p10: Add P10 MMIO mapAlistair Popple1-1/+5
2021-08-06phys/P10: Use topology index to get phys mappingVasant Hegde1-0/+3
2021-08-06hdat/spira: Add ibm, power10-vas-x string to VAS compatible propertyHaren Myneni1-2/+3
2021-08-06hdat/spira: Define ibm, primary-topology-index property per chipHaren Myneni1-0/+3
2021-08-06psi/p10: Activate P10 interruptsCédric Le Goater1-0/+7
2021-08-06p10: Workaround core recovery issueMichael Neuling1-0/+2
2021-08-06Initial POWER10 enablementNicholas Piggin6-15/+227
2021-07-19powercap: occ: Set occ_set_powercap as const attributePratik R. Sampat1-1/+1
2021-06-30hw/imc: Cleanup code to define scom addr for IMC at run timeAnju T Sudhakar1-2/+2
2021-06-30hw/p8-i2c: Add buses at runtimeOliver O'Halloran1-0/+3
2021-06-30hdat/i2c: Rework i2c device creationOliver O'Halloran1-0/+5
2021-06-30hw/p8-i2c: Add p8_i2c_find_bus_by_port()Oliver O'Halloran1-0/+3
2021-06-30i2c,trace: Add I2C operation trace eventsOliver O'Halloran2-8/+13
2021-06-30trace: Add nvram hack to use the old trace export behaviourOliver O'Halloran1-0/+1
2021-02-04phb4: Disable TCE cache line bufferFrederic Barrat1-0/+1
generated by cgit v1.1 at 2024-09-10 08:31:29 +0000