index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
mips
/
tcg
/
msa.decode
Age
Commit message (
Expand
)
Author
Files
Lines
2021-11-02
target/mips: Remove one MSA unnecessary decodetree overlap group
Philippe Mathieu-Daudé
1
-182
/
+180
2021-11-02
target/mips: Remove generic MSA opcode
Philippe Mathieu-Daudé
1
-2
/
+0
2021-11-02
target/mips: Convert CTCMSA opcode to decodetree
Philippe Mathieu-Daudé
1
-1
/
+4
2021-11-02
target/mips: Convert CFCMSA opcode to decodetree
Philippe Mathieu-Daudé
1
-1
/
+4
2021-11-02
target/mips: Convert MSA MOVE.V opcode to decodetree
Philippe Mathieu-Daudé
1
-1
/
+6
2021-11-02
target/mips: Convert MSA COPY_S and INSERT opcodes to decodetree
Philippe Mathieu-Daudé
1
-0
/
+2
2021-11-02
target/mips: Convert MSA COPY_U opcode to decodetree
Philippe Mathieu-Daudé
1
-0
/
+1
2021-11-02
target/mips: Convert MSA ELM instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+8
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 4/4)
Philippe Mathieu-Daudé
1
-0
/
+53
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 3/4)
Philippe Mathieu-Daudé
1
-0
/
+3
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 2/4)
Philippe Mathieu-Daudé
1
-0
/
+11
2021-11-02
target/mips: Convert MSA 3R instruction format to decodetree (part 1/4)
Philippe Mathieu-Daudé
1
-0
/
+6
2021-11-02
target/mips: Convert MSA 3RF instruction format to decodetree (DF_WORD)
Philippe Mathieu-Daudé
1
-0
/
+39
2021-11-02
target/mips: Convert MSA 3RF instruction format to decodetree (DF_HALF)
Philippe Mathieu-Daudé
1
-0
/
+9
2021-11-02
target/mips: Convert MSA VEC instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+8
2021-11-02
target/mips: Convert MSA 2R instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+3
2021-11-02
target/mips: Convert MSA FILL opcode to decodetree
Philippe Mathieu-Daudé
1
-0
/
+2
2021-11-02
target/mips: Convert MSA 2RF instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+20
2021-11-02
target/mips: Convert MSA load/store instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+4
2021-11-02
target/mips: Convert MSA I8 instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+8
2021-11-02
target/mips: Convert MSA SHF opcode to decodetree
Philippe Mathieu-Daudé
1
-0
/
+3
2021-11-02
target/mips: Convert MSA BIT instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+19
2021-11-02
target/mips: Convert MSA I5 instruction format to decodetree
Philippe Mathieu-Daudé
1
-0
/
+16
2021-11-02
target/mips: Convert MSA LDI opcode to decodetree
Philippe Mathieu-Daudé
1
-1
/
+7
2021-11-02
target/mips: Rename sa16 -> sa, bz_df -> bz -> bz_v
Philippe Mathieu-Daudé
1
-8
/
+7
2021-08-25
target/mips: Rename 'rtype' as 'r'
Philippe Mathieu-Daudé
1
-2
/
+2
2021-06-24
target/mips: Merge msa32/msa64 decodetree definitions
Philippe Mathieu-Daudé
1
-0
/
+31