aboutsummaryrefslogtreecommitdiff
path: root/target/arm
AgeCommit message (Expand)AuthorFilesLines
2021-05-02Do not include sysemu/sysemu.h if it's not really necessaryThomas Huth1-1/+0
2021-05-02hw: Do not include qemu/log.h if it is not necessaryThomas Huth1-1/+0
2021-04-30target/arm: Enforce alignment for sve LD1RRichard Henderson1-1/+1
2021-04-30target/arm: Enforce alignment for aa64 vector LDn/STn (single)Richard Henderson1-4/+5
2021-04-30target/arm: Enforce alignment for aa64 vector LDn/STn (multiple)Richard Henderson1-4/+11
2021-04-30target/arm: Use MemOp for size + endian in aa64 vector ld/stRichard Henderson1-10/+10
2021-04-30target/arm: Enforce alignment for aa64 load-acq/store-relRichard Henderson1-9/+14
2021-04-30target/arm: Use finalize_memop for aa64 fpr load/storeRichard Henderson1-16/+26
2021-04-30target/arm: Use finalize_memop for aa64 gpr load/storeRichard Henderson1-45/+33
2021-04-30target/arm: Enforce alignment for VLDn/VSTn (single)Richard Henderson1-6/+42
2021-04-30target/arm: Enforce alignment for VLDn/VSTn (multiple)Richard Henderson1-5/+22
2021-04-30target/arm: Enforce alignment for VLDn (all lanes)Richard Henderson3-9/+44
2021-04-30target/arm: Enforce alignment for VLDR/VSTRRichard Henderson1-6/+6
2021-04-30target/arm: Enforce alignment for VLDM/VSTMRichard Henderson1-4/+4
2021-04-30target/arm: Enforce alignment for SRSRichard Henderson1-2/+2
2021-04-30target/arm: Enforce alignment for RFERichard Henderson1-2/+2
2021-04-30target/arm: Enforce alignment for LDM/STMRichard Henderson1-2/+2
2021-04-30target/arm: Enforce alignment for LDA/LDAH/STL/STLHRichard Henderson1-2/+2
2021-04-30target/arm: Enforce word alignment for LDRD/STRDRichard Henderson1-8/+8
2021-04-30target/arm: Adjust gen_aa32_{ld, st}_i64 for align+endiannessRichard Henderson2-35/+49
2021-04-30target/arm: Fix SCTLR_B test for TCGv_i64 load/storeRichard Henderson1-2/+2
2021-04-30target/arm: Merge gen_aa32_frob64 into gen_aa32_ld_i64Richard Henderson1-20/+15
2021-04-30target/arm: Adjust gen_aa32_{ld, st}_i32 for align+endiannessRichard Henderson3-52/+77
2021-04-30target/arm: Add ALIGN_MEM to TBFLAG_ANYRichard Henderson5-6/+25
2021-04-30target/arm: Move TBFLAG_ANY bits to the bottomRichard Henderson1-7/+7
2021-04-30target/arm: Move TBFLAG_AM32 bits to the topRichard Henderson1-21/+21
2021-04-30target/arm: Move mode specific TB flags to tb->cs_baseRichard Henderson3-26/+35
2021-04-30target/arm: Introduce CPUARMTBFlagsRichard Henderson5-37/+57
2021-04-30target/arm: Add wrapper macros for accessing tbflagsRichard Henderson5-92/+101
2021-04-30target/arm: Rename TBFLAG_ANY, PSTATE_SSRichard Henderson4-5/+5
2021-04-30target/arm: Rename TBFLAG_A32, SCTLR_BRichard Henderson3-3/+3
2021-04-30target/arm: Fix decode of align in VLDST_singleRichard Henderson2-4/+4
2021-04-30target/arm: Remove log2_esize parameter to gen_mte_checkNRichard Henderson3-11/+10
2021-04-30target/arm: Simplify sve mte checkingRichard Henderson1-58/+26
2021-04-30target/arm: Rename mte_probe1 to mte_probeRichard Henderson3-7/+7
2021-04-30target/arm: Merge mte_check1, mte_checkNRichard Henderson5-38/+14
2021-04-30target/arm: Replace MTEDESC ESIZE+TSIZE with SIZEM1Richard Henderson4-18/+14
2021-04-30target/arm: Fix unaligned checks for mte_check1, mte_probe1Richard Henderson1-74/+35
2021-04-30target/arm: Split out mte_probe_intRichard Henderson1-12/+40
2021-04-30target/arm: Fix mte_checkNRichard Henderson1-22/+18
2021-04-30target/arm: Make Thumb store insns UNDEF for Rn==1111Peter Maydell1-0/+16
2021-04-17target/arm: drop CF_LAST_IO/dc->condjump checkAlex Bennée1-5/+0
2021-04-12target/arm: Check PAGE_WRITE_ORG for MTE writeabilityRichard Henderson1-1/+1
2021-04-06Revert "target/arm: Make number of counters in PMCR follow the CPU"Peter Maydell5-28/+12
2021-03-30target/arm: Make number of counters in PMCR follow the CPUPeter Maydell5-12/+28
2021-03-23target/arm: Set ARMMMUFaultInfo.level in user-only arm_cpu_tlb_fillRichard Henderson1-0/+1
2021-03-23target/arm: Make M-profile VTOR loads on reset handle memory aliasingPeter Maydell1-1/+1
2021-03-12hw/arm/virt: KVM: The IPA lower bound is 32Andrew Jones2-3/+7
2021-03-12target/arm: Update sve reduction vs simd_descRichard Henderson2-2/+2
2021-03-12target/arm: Update WHILE for PREDDESCRichard Henderson2-5/+6