index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
vfp.decode
Age
Commit message (
Expand
)
Author
Files
Lines
2023-02-27
target/arm: move translate modules to tcg/
Fabiano Rosas
1
-247
/
+0
2021-06-21
target/arm: Don't NOCP fault for FPCXT_NS accesses
Peter Maydell
1
-14
/
+0
2021-06-03
target/arm: Implement scalar float32 to bfloat16 conversion
Richard Henderson
1
-0
/
+2
2020-12-10
target/arm: Implement VLDR/VSTR system register
Peter Maydell
1
-0
/
+14
2020-11-15
arm tcg cpus: Fix Lesser GPL version number
Chetan Pant
1
-1
/
+1
2020-09-01
target/arm: Implement VFP fp16 VMOV between gp and halfprec registers
Peter Maydell
1
-0
/
+1
2020-09-01
target/arm: Implement VFP fp16 VRINT*
Peter Maydell
1
-0
/
+3
2020-09-01
target/arm: Implement VFP fp16 VCVT between float and fixed-point
Peter Maydell
1
-0
/
+2
2020-09-01
target/arm: Implement VFP fp16 VCVT between float and integer
Peter Maydell
1
-0
/
+4
2020-09-01
target/arm: Implement VFP fp16 VLDR and VSTR
Peter Maydell
1
-2
/
+1
2020-09-01
target/arm: Implement VFP fp16 VCMP
Peter Maydell
1
-0
/
+2
2020-09-01
target/arm: Implement VFP fp16 for VMOV immediate
Peter Maydell
1
-0
/
+2
2020-09-01
target/arm: Implement VFP fp16 for VABS, VNEG, VSQRT
Peter Maydell
1
-0
/
+3
2020-09-01
target/arm: Implement VFP fp16 for fused-multiply-add
Peter Maydell
1
-0
/
+5
2020-09-01
target/arm: Implement VFP fp16 VMLA, VMLS, VNMLS, VNMLA, VNMUL
Peter Maydell
1
-0
/
+5
2020-09-01
target/arm: Implement VFP fp16 for VFP_BINOP operations
Peter Maydell
1
-0
/
+4
2020-08-24
target/arm: Do M-profile NOCP checks early and via decodetree
Peter Maydell
1
-2
/
+0
2020-02-28
target/arm: Split VFM decode
Richard Henderson
1
-8
/
+9
2020-02-28
target/arm: Add formats for some vfp 2 and 3-register insns
Richard Henderson
1
-90
/
+60
2020-02-28
target/arm: Move VLLDM and VLSTM to vfp.decode
Richard Henderson
1
-0
/
+2
2019-06-17
target/arm: Use vfp_expand_imm() for AArch32 VFP VMOV_imm
Peter Maydell
1
-4
/
+6
2019-06-13
target/arm: Convert float-to-integer VCVT insns to decodetree
Peter Maydell
1
-0
/
+6
2019-06-13
target/arm: Convert VCVT fp/fixed-point conversion insns to decodetree
Peter Maydell
1
-0
/
+10
2019-06-13
target/arm: Convert VJCVT to decodetree
Peter Maydell
1
-0
/
+4
2019-06-13
target/arm: Convert integer-to-float insns to decodetree
Peter Maydell
1
-0
/
+6
2019-06-13
target/arm: Convert double-single precision conversion insns to decodetree
Peter Maydell
1
-0
/
+6
2019-06-13
target/arm: Convert VFP round insns to decodetree
Peter Maydell
1
-0
/
+15
2019-06-13
target/arm: Convert the VCVT-to-f16 insns to decodetree
Peter Maydell
1
-0
/
+6
2019-06-13
target/arm: Convert the VCVT-from-f16 insns to decodetree
Peter Maydell
1
-0
/
+6
2019-06-13
target/arm: Convert VFP comparison insns to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VMOV (register) to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VSQRT to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VNEG to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VABS to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VMOV (imm) to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VFP fused multiply-add insns to decodetree
Peter Maydell
1
-0
/
+9
2019-06-13
target/arm: Convert VDIV to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VSUB to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VADD to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VNMUL to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VMUL to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VFP VNMLA to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VFP VNMLS to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VFP VMLS to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert VFP VMLA to decodetree
Peter Maydell
1
-0
/
+6
2019-06-13
target/arm: Convert the VFP load/store multiple insns to decodetree
Peter Maydell
1
-0
/
+18
2019-06-13
target/arm: Convert VFP VLDR and VSTR to decodetree
Peter Maydell
1
-0
/
+7
2019-06-13
target/arm: Convert VFP two-register transfer insns to decodetree
Peter Maydell
1
-0
/
+5
2019-06-13
target/arm: Convert "single-precision" register moves to decodetree
Peter Maydell
1
-0
/
+4
2019-06-13
target/arm: Convert "double-precision" register moves to decodetree
Peter Maydell
1
-0
/
+36
[next]