index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
target
/
arm
/
tcg
/
translate.c
Age
Commit message (
Expand
)
Author
Files
Lines
2024-08-13
target/arm: Fix usage of MMU indexes when EL3 is AArch32
Peter Maydell
1
-4
/
+5
2024-05-28
target/arm: Split out gengvec.c
Richard Henderson
1
-1588
/
+0
2024-05-28
target/arm: Use PLD, PLDW, PLI not NOP for t32
Richard Henderson
1
-2
/
+2
2024-05-15
accel/tcg: Provide default implementation of disas_log
Richard Henderson
1
-12
/
+0
2024-04-09
target/arm: Use insn_start from DisasContextBase
Richard Henderson
1
-1
/
+1
2024-04-02
target/arm: take HSTR traps of cp15 accesses to EL2, not EL1
Peter Maydell
1
-1
/
+1
2024-03-05
target/arm: Support 32-byte alignment in pow2_align
Richard Henderson
1
-7
/
+1
2024-02-15
target/arm: Allow access to SPSR_hyp from hyp mode
Peter Maydell
1
-6
/
+13
2024-01-29
target: Use vaddr in gen_intermediate_code
Anton Johansson
1
-1
/
+1
2023-10-19
target/arm: Permit T32 LDM with single register
Peter Maydell
1
-14
/
+23
2023-10-04
accel/tcg: Replace CPUState.env_ptr with cpu_env()
Richard Henderson
1
-3
/
+3
2023-10-03
tcg: Rename cpu_env to tcg_env
Richard Henderson
1
-114
/
+114
2023-09-16
target/arm: Use tcg_gen_gvec_cmpi for compare vs 0
Richard Henderson
1
-48
/
+10
2023-09-08
target/arm: Implement FEAT_TIDCP1
Richard Henderson
1
-0
/
+6
2023-09-08
target/arm: Implement HCR_EL2.TIDCP
Richard Henderson
1
-0
/
+27
2023-08-24
target/arm: Use tcg_gen_negsetcond_*
Richard Henderson
1
-8
/
+4
2023-08-22
target/arm: Fix 64-bit SSRA
Richard Henderson
1
-1
/
+1
2023-07-31
target/arm: Avoid writing to constant TCGv in trans_CSEL()
Peter Maydell
1
-7
/
+8
2023-06-06
target/arm: Introduce finalize_memop_{atom,pair}
Richard Henderson
1
-0
/
+1
2023-06-05
target/arm: Tidy helpers for translation
Richard Henderson
1
-10
/
+3
2023-06-05
accel/tcg: Introduce translator_io_start
Richard Henderson
1
-14
/
+6
2023-06-05
tcg: Split helper-proto.h
Richard Henderson
1
-0
/
+1
2023-06-05
tcg: Split helper-gen.h
Richard Henderson
1
-5
/
+3
2023-06-05
tcg: Pass TCGHelperInfo to tcg_gen_callN
Richard Henderson
1
-0
/
+3
2023-06-05
target/arm: Include helper-gen.h in translator.h
Richard Henderson
1
-2
/
+0
2023-05-02
target/arm: Define and use new load_cpu_field_low32()
Peter Maydell
1
-2
/
+2
2023-04-03
target/arm: Fix generated code for cpreg reads when HSTR is active
Peter Maydell
1
-0
/
+6
2023-03-13
target/arm: Improve trans_BFCI
Richard Henderson
1
-8
/
+6
2023-03-05
target/arm: Drop tcg_temp_free from translator.c
Richard Henderson
1
-261
/
+5
2023-03-05
target/arm: Remove value_global from DisasCompare
Richard Henderson
1
-5
/
+0
2023-03-05
target/arm: Remove arm_free_cc, a64_free_cc
Richard Henderson
1
-9
/
+0
2023-03-05
accel/tcg: Remove translator_loop_temp_check
Richard Henderson
1
-1
/
+0
2023-03-01
target/arm: Don't use tcg_temp_local_new_*
Richard Henderson
1
-3
/
+3
2023-03-01
accel/tcg: Pass max_insn to gen_intermediate_code by pointer
Richard Henderson
1
-1
/
+1
2023-03-01
target/arm: Replace `TARGET_TB_PCREL` with `CF_PCREL`
Anton Johansson
1
-3
/
+3
2023-02-27
target/arm: move translate modules to tcg/
Fabiano Rosas
1
-0
/
+9990