index
:
riscv-gnu-toolchain/qemu.git
block
master
stable-0.10
stable-0.11
stable-0.12
stable-0.13
stable-0.14
stable-0.15
stable-1.0
stable-1.1
stable-1.2
stable-1.3
stable-1.4
stable-1.5
stable-1.6
stable-1.7
stable-2.0
stable-2.1
stable-2.10
stable-2.11
stable-2.12
stable-2.2
stable-2.3
stable-2.4
stable-2.5
stable-2.6
stable-2.7
stable-2.8
stable-2.9
stable-3.0
stable-3.1
stable-4.0
stable-4.1
stable-4.2
stable-5.0
stable-6.0
stable-6.1
stable-7.2
stable-8.0
stable-8.1
stable-8.2
stable-9.0
stable-9.1
stable-9.2
staging
staging-7.2
staging-8.0
staging-8.1
staging-8.2
staging-9.0
staging-9.1
staging-9.2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
hw
/
pci-bridge
Age
Commit message (
Expand
)
Author
Files
Lines
2024-02-14
hw/cxl: Standardize all references on CXL r3.1 and minor updates
Jonathan Cameron
3
-6
/
+6
2024-02-14
hw/pci-bridge/cxl_upstream: Drop g_malloc() failure handling
Jonathan Cameron
1
-6
/
+0
2024-01-04
Merge tag 'for-upstream' of https://gitlab.com/bonzini/qemu into staging
Peter Maydell
1
-2
/
+0
2023-12-31
meson: remove CONFIG_ALL
Paolo Bonzini
1
-2
/
+0
2023-12-30
hw/pci-bridge: Constify VMState
Richard Henderson
7
-7
/
+7
2023-11-07
hw/pci-bridge/cxl_downstream: Set default link width and link speed
Jonathan Cameron
1
-0
/
+14
2023-11-07
hw/cxl/mbox: Add Physical Switch Identify command.
Jonathan Cameron
1
-3
/
+1
2023-11-07
hw/pci-bridge/cxl_upstream: Move defintion of device to header.
Jonathan Cameron
1
-10
/
+1
2023-11-07
hw/cxl: CXLDVSECPortExtensions renamed to CXLDVSECPortExt
Jonathan Cameron
3
-3
/
+3
2023-10-04
hw/pci-bridge/cxl-upstream: Add serial number extended capability support
Jonathan Cameron
1
-2
/
+13
2023-09-21
hw/pci-bridge/cxl_upstream: Fix bandwidth entry base unit for SSLBIS
Dave Jiang
1
-1
/
+1
2023-09-20
hw/pci: spelling fixes
Michael Tokarev
2
-2
/
+2
2023-08-03
hw/pci-bridge/cxl_upstream.c: Use g_new0() in build_cdat_table()
Peter Maydell
1
-4
/
+1
2023-06-20
meson: Replace softmmu_ss -> system_ss
Philippe Mathieu-Daudé
1
-2
/
+2
2023-05-19
hw/pci-bridge: make building pcie-to-pci bridge configurable
Sebastian Ott
2
-1
/
+7
2023-05-19
hw/cxl: cdat: Fix failure to free buffer in erorr paths
Jonathan Cameron
1
-0
/
+3
2023-04-24
hw/pci-bridge: Make PCIe and CXL PXB Devices inherit from TYPE_PXB_DEV
Jonathan Cameron
1
-40
/
+19
2023-04-24
hw/pci-bridge: pci_expander_bridge fix type in pxb_cxl_dev_reset()
Jonathan Cameron
1
-1
/
+1
2023-03-07
hw/pxb-cxl: Support passthrough HDM Decoders unless overridden
Jonathan Cameron
1
-5
/
+39
2023-03-07
hw/pci-bridge/cxl_root_port: Wire up MSI
Jonathan Cameron
1
-0
/
+61
2023-03-07
hw/pci-bridge/cxl_root_port: Wire up AER
Jonathan Cameron
1
-0
/
+3
2023-03-02
hw/pci-bridge/cxl_downstream: Fix type naming mismatch
Jonathan Cameron
1
-1
/
+1
2023-02-27
hw: Move ich9.h to southbridge/
Bernhard Beschow
1
-1
/
+1
2023-01-28
pci: acpi hotplug: rename x-native-hotplug to x-do-not-expose-native-hotplug-cap
Igor Mammedov
1
-1
/
+6
2023-01-28
pci_bridge: remove whitespace
Igor Mammedov
1
-1
/
+0
2023-01-18
bulk: Rename TARGET_FMT_plx -> HWADDR_FMT_plx
Philippe Mathieu-Daudé
1
-1
/
+1
2023-01-08
include/hw/cxl: Move typedef PXBDev to cxl.h, and put it to use
Markus Armbruster
1
-1
/
+0
2023-01-08
include/hw/pci: Break inclusion loop pci_bridge.h and cxl.h
Markus Armbruster
1
-1
/
+1
2022-12-21
pci: drop redundant PCIDeviceClass::is_bridge field
Igor Mammedov
9
-9
/
+0
2022-12-21
remove DEC 21154 PCI bridge
Igor Mammedov
3
-175
/
+0
2022-12-16
pci: Convert child classes of TYPE_PCIE_ROOT_PORT to 3-phase reset
Peter Maydell
1
-5
/
+9
2022-12-16
pci: Convert TYPE_PCIE_ROOT_PORT to 3-phase reset
Peter Maydell
1
-3
/
+5
2022-11-07
hw/pci-bridge/cxl-upstream: Add a CDAT table access DOE
Jonathan Cameron
1
-1
/
+194
2022-06-16
pci-bridge/cxl_downstream: Add a CXL switch downstream port
Jonathan Cameron
2
-1
/
+250
2022-06-16
pci-bridge/cxl_upstream: Add a CXL switch upstream port
Jonathan Cameron
2
-1
/
+217
2022-06-09
pci/pci_expander_bridge: For CXL HB delay the HB register memory region setup.
Jonathan Cameron
3
-13
/
+38
2022-06-09
hw/cxl: Make the CXL fixed memory window setup a machine parameter.
Jonathan Cameron
1
-1
/
+1
2022-05-13
CXL/cxl_component: Add cxl_get_hb_cstate()
Jonathan Cameron
1
-0
/
+7
2022-05-13
acpi/cxl: Create the CEDT (9.14.1)
Ben Widawsky
1
-17
/
+0
2022-05-13
hw/cxl/component: Implement host bridge MMIO (8.2.5, table 142)
Ben Widawsky
1
-7
/
+59
2022-05-13
hw/cxl/rp: Add a root port
Ben Widawsky
4
-1
/
+247
2022-05-13
hw/pxb: Allow creation of a CXL PXB (host bridge)
Ben Widawsky
1
-2
/
+84
2022-05-13
hw/pci/cxl: Create a CXL bus type
Ben Widawsky
1
-1
/
+8
2022-05-13
hw/pxb: Use a type for realizing expanders
Ben Widawsky
1
-4
/
+7
2022-03-06
pci: expose TYPE_XIO3130_DOWNSTREAM name
Igor Mammedov
1
-1
/
+2
2022-03-06
pci-bridge/xio3130_downstream: Fix error handling
Jonathan Cameron
1
-1
/
+1
2022-03-06
pci-bridge/xio3130_upstream: Fix error handling
Jonathan Cameron
1
-1
/
+1
2022-03-06
hw/pci-bridge/pxb: Fix missing swizzle
Jonathan Cameron
1
-0
/
+6
2021-10-15
qdev: Make DeviceState.id independent of QemuOpts
Kevin Wolf
1
-1
/
+1
2021-08-03
hw/pcie-root-port: Fix hotplug for PCI devices requiring IO
Marcel Apfelbaum
1
-0
/
+5
[next]