aboutsummaryrefslogtreecommitdiff
AgeCommit message (Expand)AuthorFilesLines
2024-03-08hw/riscv/virt.c: create '/soc/pci@...' fdt node earlierDaniel Henrique Barboza1-1/+8
2024-03-08hw/riscv/virt-acpi-build.c: Add SRAT and SLIT ACPI tablesHaibo Xu1-0/+60
2024-03-08target/riscv: Add missing include guard in pmu.hFrank Chang1-0/+5
2024-03-08target/riscv: UPDATE xATP write CSRIrina Ryapolova1-23/+29
2024-03-08target/riscv: FIX xATP_MODE validationIrina Ryapolova1-2/+2
2024-03-08target/riscv: Promote svade to a normal extensionAndrew Jones2-7/+8
2024-03-08target/riscv: Gate hardware A/D PTE bit updatingAndrew Jones3-15/+22
2024-03-08target/riscv: Reset henvcfg to zeroAndrew Jones2-3/+2
2024-03-08target/riscv: add remaining named featuresDaniel Henrique Barboza3-7/+43
2024-03-08target/riscv: add riscv,isa to named featuresDaniel Henrique Barboza3-16/+23
2024-03-08target/riscv/tcg: set 'mmu' with 'satp' in cpu_set_profile()Daniel Henrique Barboza1-0/+1
2024-03-08linux-user/riscv: Sync hwprobe keys with LinuxChristoph Müllner1-8/+92
2024-03-08linux-user/riscv: Add Zicboz extensions to hwprobeChristoph Müllner1-0/+3
2024-03-08hw: riscv: Allow large kernels to boot by moving the initrd further away in RAMAlexandre Ghiti1-6/+6
2024-03-08hw/riscv/virt-acpi-build.c: Generate SPCR tableSia Jee Heng1-0/+39
2024-03-08hw/arm/virt-acpi-build.c: Migrate SPCR creation to common locationSia Jee Heng4-41/+117
2024-03-08target/riscv: Update $ra with current $pc in trans_cm_jalt()Jason Chien1-1/+5
2024-03-07hw/rtc/sun4v-rtc: Relicense to GPLv2-or-laterPeter Maydell2-2/+2
2024-03-07target/arm: Fix 32-bit SMOPARichard Henderson4-34/+148
2024-03-07tests/qtest: Add STM32L4x5 GPIO QTest testcaseInès Varhol2-1/+553
2024-03-07hw/arm: Connect STM32L4x5 GPIO to STM32L4x5 SoCInès Varhol6-18/+63
2024-03-07hw/gpio: Implement STM32L4x5 GPIOInès Varhol7-1/+559
2024-03-07target/arm: Enable FEAT_ECV for 'max' CPUPeter Maydell2-0/+2
2024-03-07target/arm: Implement FEAT_ECV CNTPOFF_EL2 handlingPeter Maydell4-2/+73
2024-03-07target/arm: Define CNTPCTSS_EL0 and CNTVCTSS_EL0Peter Maydell1-0/+43
2024-03-07target/arm: Implement new FEAT_ECV trap bitsPeter Maydell2-5/+51
2024-03-07target/arm: Don't allow RES0 CNTHCTL_EL2 bits to be writtenPeter Maydell1-0/+18
2024-03-07target/arm: use FIELD macro for CNTHCTL bit definitionsPeter Maydell2-7/+29
2024-03-07target/arm: Timer _EL02 registers UNDEF for E2H == 0Peter Maydell1-1/+1
2024-03-07target/arm: Move some register related defines to internals.hPeter Maydell2-128/+128
2024-03-06Merge tag 'pull-maintainer-updates-060324-1' of https://gitlab.com/stsquad/qe...Peter Maydell57-338/+1257
2024-03-06target/riscv: honour show_opcodes when disassemblingAlex Bennée1-13/+15
2024-03-06target/loongarch: honour show_opcodes when disassemblingAlex Bennée1-4/+9
2024-03-06disas/hppa: honour show_opcodesAlex Bennée1-3/+5
2024-03-06disas: introduce show_opcodesAlex Bennée2-0/+9
2024-03-06plugins: cleanup codepath for previous inline operationPierrick Bouvier3-39/+8
2024-03-06plugins: remove non per_vcpu inline operation from APIPierrick Bouvier3-85/+5
2024-03-06contrib/plugins/howvec: migrate to new per_vcpu APIPierrick Bouvier1-15/+38
2024-03-06contrib/plugins/hotblocks: migrate to new per_vcpu APIPierrick Bouvier1-20/+30
2024-03-06tests/plugin/bb: migrate to new per_vcpu APIPierrick Bouvier1-37/+26
2024-03-06tests/plugin/insn: migrate to new per_vcpu APIPierrick Bouvier1-56/+50
2024-03-06tests/plugin/mem: migrate to new per_vcpu APIPierrick Bouvier2-16/+32
2024-03-06tests/plugin: add test plugin for inline operationsPierrick Bouvier2-1/+187
2024-03-06plugins: add inline operation per vcpuPierrick Bouvier7-2/+126
2024-03-06plugins: implement inline operation relative to cpu_indexPierrick Bouvier4-19/+67
2024-03-06plugins: define qemu_plugin_u64Pierrick Bouvier3-0/+90
2024-03-06plugins: scoreboard APIPierrick Bouvier6-0/+122
2024-03-06tests/tcg: Add two follow-fork-mode testsIlya Leoshkevich4-1/+128
2024-03-06gdbstub: Implement follow-fork-mode childIlya Leoshkevich1-2/+210
2024-03-06gdbstub: Introduce gdb_handle_detach_user()Ilya Leoshkevich3-0/+12