aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/tools
AgeCommit message (Expand)AuthorFilesLines
2026-02-12[UTC][VPlan] Use `-vplan-print-after` for VPlan-dump-based tests (#178736)Andrei Elovikov2-5/+5
2026-02-12[RISCV] Update sched resources used by XSfvcp instructions (#181206)Min-Yih Hsu1-0/+162
2026-02-12[llvm-dwp] Adds --prioritize-discard-path to explicitly control dwp overflow ...Liu Ke1-0/+41
2026-02-12[llvm-ir2vec] Adding BB Embeddings Map API to ir2vec python bindings (#180135)Nishant Sachdeva1-0/+28
2026-02-11Revert "[MC/DC] Make covmap tolerant of nested Decisions (#125407)" (#181069)gulfemsavrun1-7/+7
2026-02-12[RISCV] Update Andes45 vector fixed-point arithmetic scheduling info (#180451)Jim Lin3-1031/+1031
2026-02-11[llubi] Add UTC helper (#180603)Yingwei Zheng3-11/+14
2026-02-10[llvm][cas] Validate OnDiskKeyValueDB against the corresponding OnDiskGraphDB...Ben Langmuir1-0/+7
2026-02-10[DebugInfo] Fix an assertion in DWARFTypePrinter (#178986)Peter Rong1-3283/+3406
2026-02-10[DebugInfo] Update test to sync with cross-project-tests (#180655)Peter Rong1-5362/+5490
2026-02-10[llubi] Add initial support for llubi (#180022)Yingwei Zheng3-0/+31
2026-02-09[llvm-objdump][AVR] Detect AVR architecture from ELF flags for disassembling ...Ruoyu Qiu2-0/+57
2026-02-09[RISCV] Add SpacemiT X100 base scheduling model (#178189)Mark Zhuang11-0/+1106
2026-02-07[obj2yaml] Support SHT_LLVM_BB_ADDR_MAP version 5Aiden Grossman1-4/+4
2026-02-06[objcopy][Wasm] Make strip-all remove all non-engine-interpreted sections (#1...Derek Schuff2-7/+16
2026-02-06Revert "[llvm-objdump][AVR] Detect AVR architecture from ELF flags for disass...Henrik G. Olsson2-57/+0
2026-02-06[AMDGPU] Define new target gfx1170 (#180185)Mirko BrkuĊĦanin2-0/+14
2026-02-06[llvm-ir2vec] Adding FuncEmb API to ir2vec python bindings (#179908)Nishant Sachdeva1-0/+16
2026-02-06[llvm-objdump][AVR] Detect AVR architecture from ELF flags for disassembling ...Ruoyu Qiu2-0/+57
2026-02-05IR: Promote "denormal-fp-math" to a first class attribute (#174293)Matt Arsenault6-7/+7
2026-02-05[RISCV] Update Andes45 vector integer arithmetic scheduling info (#174538)Jim Lin8-4372/+4372
2026-02-05[llvm-ir2vec] adding function-embedding map API to ir2vec python bindings (#1...Nishant Sachdeva2-0/+41
2026-02-05[llvm-profgen] Support loading symbols from symtab for COFF (#179175)Haohai Wen3-0/+7
2026-02-04[UTC] Add initial VPlan support. (#178534)Florian Hahn3-0/+89
2026-02-04[CodeGen] Remove unused first operand of SUBREG_TO_REG (#179690)Jay Foad2-17/+17
2026-02-04[llvm-readelf] --unwind: Support DW_EH_PE_sdata8 encoding (#179152)Fangrui Song2-0/+145
2026-02-04[AMDGPU][NPM] Add target-specific register allocation options (#178889)Teja Alaghari1-0/+54
2026-02-01[llvm-lipo] Fix handling of archives in universal binaries (#176448)Ryan Mansfield1-0/+9
2026-01-31[llvm-ir2vec] Adding initEmbedding API to ir2vec python bindings (#177092)Nishant Sachdeva3-3/+55
2026-01-31[MC/DC] Make covmap tolerant of nested Decisions (#125407)NAKAMURA Takumi1-7/+7
2026-01-30[UTC][RISC-V] Enable riscv32 Mach-O triple. (#178738)Francesco Petrogalli2-0/+7
2026-01-30[AMDGPU] Remove `NoSignedZerosFPMath` uses (#178343)paperchalice1-2/+0
2026-01-29[LLVM][DAGCombiner] Look through freeze when combining extensions of loads (#...David Sherwood1-2/+2
2026-01-29[Coverage][Single] Enable Branch coverage for `BinLAnd` and `BinLOr` (#113113)NAKAMURA Takumi10-99/+211
2026-01-29[Coverage][Single] Enable Branch coverage for IfStmt (#113111)NAKAMURA Takumi12-109/+99
2026-01-29[Coverage][Single] Enable Branch coverage for SwitchStmt (#113112)NAKAMURA Takumi3-38/+40
2026-01-28Modify llvm-gsymutil to work around invalid DW_AT_LLVM_stmt_sequence attribut...Greg Clayton2-0/+237
2026-01-29[Coverage][Single] Enable Branch coverage for loop statements (#113109)NAKAMURA Takumi5-98/+54
2026-01-28[Coverage][Single] Enable Branch coverage for CondOp (#113110)NAKAMURA Takumi7-14/+11
2026-01-27[RISCV] Rename Tenstorrent Ascalon D8 to Ascalon X (#178199)Ramkumar Ramachandra12-12/+12
2026-01-27[llvm-cov] Introduce `-include-filename-regex` (#175779)Lucas Chollet3-1/+100
2026-01-27[llvm-ir2vec] vocab read refactor (#177837)Nishant Sachdeva1-0/+2
2026-01-22[llvm-exegesis] Add -mtriple to AArch64 test (#177485)Usman Nadeem1-2/+2
2026-01-22IR: Add !nofpclass metadata (#177140)Matt Arsenault1-1/+9
2026-01-22[AMDGPU] Define gfx1310 target with ELF number 0x50 (#177355)Mariusz Sikora2-0/+16
2026-01-21[AArch64] Model Neoverse N2 late forwarding (#176331)Amina Chabane3-99/+2060
2026-01-21[NFC][DirectX] Clean-up `llvm-objcopy` to be consistent across implementation...Finn Plummer9-0/+0
2026-01-21[llvm-dwarfdump][LineCov 1/3] Add variable coverage metrics (#176725)unexpectedlydefined3-0/+354
2026-01-21[IR2Vec] llvm-ir2vec python bindings scaffolding (#176571)Nishant Sachdeva2-0/+16
2026-01-20[llvm-objdump] Fix --disassembler-color with --macho flag (#163815)Ryan Mansfield1-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2026-05-16 15:00:10 +0000