aboutsummaryrefslogtreecommitdiff
path: root/llvm/lib/CodeGen/TargetRegisterInfo.cpp
AgeCommit message (Expand)AuthorFilesLines
12 days[CodeGen] Adjust global-split remat heuristic to match LICM (#160709)Philip Reames1-1/+2
14 days[TII] Split isTrivialReMaterializable into two versions [nfc] (#160377)Philip Reames1-2/+1
2025-09-16CodeGen: Surface shouldRewriteCopySrc utility function (#158524)Matt Arsenault1-20/+8
2025-03-13[RegAlloc] Scale the spill weight by target factor (#113675)Pengcheng Wang1-0/+5
2025-03-06[CodeGen] Use Register::id(). NFCCraig Topper1-1/+1
2025-02-20Revert "[CodeGen] Remove static member function Register::isVirtualRegister. ...Christopher Di Bella1-1/+1
2025-02-20[CodeGen] Remove static member function Register::isVirtualRegister. NFC (#12...Craig Topper1-1/+1
2025-02-19[CodeGen] Remove static member function Register::virtReg2Index. NFC (#127962)Craig Topper1-1/+1
2025-02-05X86: Remove hack in shouldRewriteCopySrc for subregister handling (#125224)Matt Arsenault1-1/+4
2025-01-29[CodeGen] Add Register::stackSlotIndex(). Replace uses of Register::stackSlot...Craig Topper1-3/+3
2025-01-18[CodeGen] Use Register/MCRegister::isPhysical. NFCCraig Topper1-8/+5
2025-01-14[CodeGen] Remove unused argument from getCoveringSubRegIndexes. NFC. (#122884)Jay Foad1-2/+2
2024-12-23[TRI][RISCV] Add methods to get common register class of two registers (#118435)Pengcheng Wang1-18/+59
2024-11-12[CodeGen] Remove unused includes (NFC) (#115996)Kazu Hirata1-1/+0
2024-09-02[CodeGen] Update a few places that were passing Register to raw_ostream::oper...Craig Topper1-1/+1
2024-08-07[CodeGen] Allocate RegAllocHints map lazily (#102186)Alexis Engelke1-3/+6
2024-05-29[CodeGen] Don't check attrs for stack realign (#92564)aengelke1-7/+2
2024-03-27[Target][RISCV] Add HwMode support to subregister index size/offset. (#86368)Craig Topper1-2/+2
2024-03-22[Target] Move SubRegIdxRanges from MCSubtargetInfo to TargetInfo. (#86245)Craig Topper1-14/+22
2024-01-25[llvm] Move CodeGenTypes library to its own directory (#79444)Nico Weber1-1/+1
2023-11-07[CodeGen][MachineVerifier] Use TypeSize instead of unsigned for getRe… (#70...Michael Maitland1-10/+9
2023-08-21Move VTList pointer out of RegClassInfosBenjamin Kramer1-1/+2
2023-05-03Restore CodeGen/MachineValueType.h from `Support`NAKAMURA Takumi1-1/+1
2023-04-18[MC] Use subregs/superregs instead of MCSubRegIterator/MCSuperRegIterator. NFC.Jay Foad1-6/+6
2023-03-22[CodeGen] Fix type of MachineRegisterInfo::RegAllocHints. NFC.Jay Foad1-2/+2
2023-01-28Use llvm::count{lr}_{zero,one} (NFC)Kazu Hirata1-1/+1
2023-01-18[CodeGen] Prevent overlapping subregs in getCoveringSubRegIndexesPierre van Houtryve1-4/+8
2023-01-13[CodeGen] Remove uses of Register::isPhysicalRegister/isVirtualRegister. NFCCraig Topper1-1/+1
2022-02-04Reduce dependencies on llvm/BinaryFormat/Dwarf.hserge-sans-paille1-1/+2
2022-01-07[llvm] Use true/false instead of 1/0 (NFC)Kazu Hirata1-2/+2
2021-12-07[llvm] Use range-based for loops (NFC)Kazu Hirata1-2/+2
2021-05-12[TargetRegisterInfo] Speed up getAllocatableSet. NFCI.Jay Foad1-2/+3
2021-04-28GlobalISel: Relax verification of physical register copy typesMatt Arsenault1-0/+17
2021-03-30[NFC][CodeGen] Tidy up TargetRegisterInfo stack realignment functionsTomas Matheson1-12/+4
2021-02-15CodeGen: Move function to get subregister indexes to cover a LaneMaskMatt Arsenault1-0/+71
2021-01-21[NFC] [TargetRegisterInfo] add another API to get srcreg through copy.Chen Zheng1-0/+25
2021-01-18Revert "[NFC] [TargetRegisterInfo] add one use check to lookThruCopyLike."Chen Zheng1-14/+5
2021-01-17[NFC] [TargetRegisterInfo] add one use check to lookThruCopyLike.Chen Zheng1-5/+14
2021-01-06[AArch64][SVE] Emit DWARF location expression for SVE stack objects.Sander de Smalen1-0/+26
2020-09-16[NFC][Regalloc] accessors for 'reg' and 'weight'Mircea Trofin1-1/+1
2020-04-07CodeGen: More conversions to use RegisterMatt Arsenault1-15/+13
2020-04-07CodeGen: Use Register in more placesMatt Arsenault1-10/+10
2020-03-18[Alignment][NFC] Deprecate getMaxAlignmentGuillaume Chatelet1-2/+2
2020-02-03[TargetRegisterInfo] Make the heuristic to skip region split overridable by t...Quentin Colombet1-1/+21
2019-09-13[TargetRegisterInfo] Remove SVT argument from getCommonSubClass.Craig Topper1-13/+5
2019-08-13Eliminate implicit Register->unsigned conversions in VirtRegMap. NFCDaniel Sanders1-1/+1
2019-08-01Finish moving TargetRegisterInfo::isVirtualRegister() and friends to llvm::Re...Daniel Sanders1-14/+15
2019-07-31Reland "[DwarfDebug] Dump call site debug info"Djordje Todorovic1-0/+13
2019-07-12Revert "[DwarfDebug] Dump call site debug info"Djordje Todorovic1-14/+0
2019-07-09[DwarfDebug] Dump call site debug infoDjordje Todorovic1-0/+14
generated by cgit v1.1 at 2025-10-08 19:22:09 +0000