aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2018-10-05or1k: Add the l.muld, l.muldu, l.macu, l.msbu insnsRichard Henderson6-29/+163
2018-10-05or1k: Add the l.adrp insn and supporting relocationsStafford Horne9-137/+320
2018-10-05or1k: Add relocations for high-signed and low-storesRichard Henderson2-272/+172
2018-10-03AArch64: Constraint disassembler and assembler changes.Tamar Christina4-11/+104
2018-10-03AArch64: Add SVE constraints verifier.Tamar Christina3-1/+358
2018-10-03AArch64: Refactor verifiers to make more general.Tamar Christina3-7/+16
2018-10-03AArch64: Refactor err_type.Tamar Christina2-13/+13
2018-10-03AArch64: Wire through instr_sequenceTamar Christina3-1/+10
2018-10-03AArch64: Mark sve instructions that require MOVPRFX constraintsTamar Christina2-231/+254
2018-10-02RISC-V: Add fence.tso instructionPalmer Dabbelt2-0/+5
2018-09-23Fix incorrect extraction of signed constants in nios2 disassembler.Sandra Loosemore2-13/+21
2018-09-21csky-opc.h: Initialize fields of last array elementsSimon Marchi7-68/+14
2018-09-20ARC: Fix build errors with large constants and C89Maciej W. Rozycki2-26/+30
2018-09-20Andes Technology has good news for you, we plan to update the nds32 port of b...Nick Clifton5-300/+944
2018-09-17RISC-V: bge[u] should get higher priority than ble[u].Jim Wilson2-2/+6
2018-09-17x86: Set EVex=2 on EVEX.128 only vmovd and vmovqH.J. Lu5-13/+94
2018-09-17x86: Set Vex=1 on VEX.128 only vmovd and vmovqH.J. Lu4-18/+24
2018-09-17x86: Update disassembler for VexWIGH.J. Lu2-1563/+619
2018-09-17x86: Replace VexW=3 with VexWIGH.J. Lu2-468/+475
2018-09-15x86: Set VexW=3 on AVX vrsqrtssH.J. Lu3-2/+7
2018-09-15x86: Set Vex=1 on VEX.128 only vmovqH.J. Lu4-6/+12
2018-09-14x86: Support VEX/EVEX WIG encodingH.J. Lu4-932/+941
2018-09-14x86: Handle unsupported static rounding in vcvt[u]si2sd in 32-bit modeH.J. Lu3-2/+22
2018-09-14x86: Properly decode EVEX.W in vcvt[u]si2s[sd] in 32-bit modeH.J. Lu3-4/+23
2018-09-14i386: Reformat OP_E_memoryH.J. Lu2-2/+6
2018-09-14x86: fold CRC32 templatesJan Beulich3-45/+12
2018-09-13x86: Remove VexW=1 from WIG VEX movq and vmovqH.J. Lu2-8/+8
2018-09-13i386: Update VexW field for VEX instructionsH.J. Lu3-36/+44
2018-09-13x86: drop bogus IgnoreSize from a few further insnsJan Beulich3-52/+61
2018-09-13x86: drop bogus IgnoreSize from AVX512_4* insnsJan Beulich3-12/+18
2018-09-13x86: drop bogus IgnoreSize from AVX512DQ insnsJan Beulich3-96/+102
2018-09-13x86: drop bogus IgnoreSize from AVX512BW insnsJan Beulich3-78/+84
2018-09-13x86: drop bogus IgnoreSize from AVX512VL insnsJan Beulich3-26/+32
2018-09-13x86: drop bogus IgnoreSize from AVX512ER insnsJan Beulich3-32/+38
2018-09-13x86: drop bogus IgnoreSize from AVX512F insnsJan Beulich3-742/+748
2018-09-13x86: drop bogus IgnoreSize from SHA insnsJan Beulich3-16/+21
2018-09-13x86: drop bogus IgnoreSize from XOP and SSE4a insnsJan Beulich3-266/+271
2018-09-13x86: drop bogus IgnoreSize from AVX2 insnsJan Beulich3-238/+244
2018-09-13x86: drop bogus IgnoreSize from AVX insnsJan Beulich3-256/+262
2018-09-13x86: drop bogus IgnoreSize from GNFI insnsJan Beulich3-12/+17
2018-09-13x86: drop bogus IgnoreSize from PCLMUL/VPCLMUL insnsJan Beulich3-32/+37
2018-09-13x86: drop bogus IgnoreSize from AES/VAES insnsJan Beulich3-44/+49
2018-09-13x86: drop bogus IgnoreSize from SSE4.2 insnsJan Beulich3-20/+26
2018-09-13x86: drop bogus IgnoreSize from SSE4.1 insnsJan Beulich3-126/+132
2018-09-13x86: drop bogus IgnoreSize from SSSE3 insnsJan Beulich3-64/+70
2018-09-13x86: drop bogus IgnoreSize from SSE3 insnsJan Beulich3-36/+41
2018-09-13x86: drop bogus IgnoreSize from SSE2 insnsJan Beulich3-416/+421
2018-09-13x86: drop bogus IgnoreSize from SSE insnsJan Beulich3-118/+123
2018-09-13x86: drop unnecessary {,No}Rex64Jan Beulich3-10/+16
2018-09-13x86: also allow D on 3-operand insnsJan Beulich3-96/+18
generated by cgit v1.1 at 2024-11-01 00:06:14 +0000