aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2018-06-24Regenerate configure and pot files with updated binutils version number.Nick Clifton3-97/+140
2018-06-24Add 2.30 branch notes to ChangeLogs and NEWS files.Nick Clifton1-0/+4
2018-06-22Correct negs aliasing on AArch64.Tamar Christina4-5/+11
2018-06-21MIPS/opcodes: Fix a typo in `-M ginv' option descriptionMaciej W. Rozycki2-1/+6
2018-06-20RISC-V: Accept constant operands in la and llaSebastian Huber2-2/+8
2018-06-19Bump to autoconf 2.69 and automake 1.15.1Simon Marchi6-995/+1563
2018-06-14MIPS: Add Global INValidate ASE supportFaraz Shahbazker3-2/+30
2018-06-13MIPS: Add CRC ASE supportScott Egerton3-2/+26
2018-06-08Prevent undefined FMOV instructions being accepted by the AArch64 assembler.Egeyar Bagcioglu2-2/+22
2018-06-06Fix xtensa "clobbered by longjmp" warningsAlan Modra2-6/+12
2018-06-04xtensa: use property tables for correct disassemblyMax Filippov2-22/+206
2018-06-01Bump version number to 2.30.52H.J. Lu2-10/+14
2018-06-01x86: fold MOV to/from segment register templatesJan Beulich3-119/+16
2018-06-01x86: don't emit REX.W for SLDT and STRJan Beulich3-4/+9
2018-06-01x86/Intel: accept "oword ptr" for INVPCIDJan Beulich3-6/+11
2018-06-01Make _bfd_error_handler available outside libbfdAlan Modra6-5/+12
2018-05-30Add znver2 support.Amit Pawar3-0/+15
2018-05-25s12z regenAlan Modra3-1/+7
2018-05-21Remove fake operand handling for extended mnemonics.Peter Bergner3-102/+123
2018-05-18Add support for the Freescale s12z processor.John Darrington9-0/+2765
2018-05-18opcodes sources should not include libbfd.hAlan Modra2-7/+10
2018-05-17Updated simplified Chinese translation for the opcodes directory.Nick Clifton2-466/+465
2018-05-16Fix disassembly mask for vector sdot on AArch64.Tamar Christina3-160/+186
2018-05-15Implement Read/Write constraints on system registers on AArch64Tamar Christina6-94/+197
2018-05-15Allow non-fatal errors to be emitted and for disassembly notes be placed on A...Tamar Christina3-3/+35
2018-05-15Modify AArch64 Assembly and disassembly functions to be able to fail and repo...Tamar Christina9-556/+759
2018-05-15Fix error messages in the NFP sources when building for 32-bit targets.Francois H. Theron2-45/+44
2018-05-09x86: Remove Disp<N> from movidir{i,64b}H.J. Lu2-3/+7
2018-05-09PR22069, Several instances of register accidentally spelled as regsiterAlan Modra3-2/+7
2018-05-08RISC-V: Add missing hint instructions from RV128I.Jim Wilson2-9/+54
2018-05-08Correct powerpc spe opcode lookupAlan Modra2-6/+12
2018-05-07Simplify VLE handling in print_insn_powerpc().Peter Bergner2-35/+26
2018-05-07Enable Intel MOVDIRI, MOVDIR64B instructionsH.J. Lu7-5115/+5285
2018-05-07x86: Replace AddrPrefixOp0 with AddrPrefixOpRegH.J. Lu4-14/+23
2018-05-07Cleanup ppc code dealing with opcode dumps.Peter Bergner3-44/+39
2018-05-01Fix unintialized memory in aarch64 opcodes.Tamar Christina2-3/+7
2018-04-30This patch adds support to objdump for disassembly of NFP (Netronome Flow Pro...Francois H. Theron10-207/+3545
2018-04-27Revert "Enable Intel MOVDIRI, MOVDIR64B instructions."Igor Tsimbalist7-15311/+15097
2018-04-26Enable Intel MOVDIRI, MOVDIR64B instructions.Igor Tsimbalist7-15097/+15311
2018-04-26x86: fold various non-memory operand AVX512VL templatesJan Beulich3-2028/+570
2018-04-26x86: CpuXSAVE is a prereq for various other featuresJan Beulich3-31/+39
2018-04-26x86: drop CpuRegMMX, CpuReg[XYZ]MM, and CpuRegMaskJan Beulich5-5220/+5212
2018-04-26x86: x87-related adjustmentsJan Beulich3-24/+30
2018-04-26x86: drop VexImmExtJan Beulich5-8075/+8078
2018-04-25x86: drop redundant AVX512VL shift templatesJan Beulich3-126/+6
2018-04-25Fix the mask for the sqrdml(a|s)h instructions.Tamar Christina2-2/+6
2018-04-17Enable Intel CLDEMOTE instruction.Igor Tsimbalist7-5219/+5292
2018-04-16Remove sh5 and sh64 supportAlan Modra12-1595/+16
2018-04-16Remove w65 supportAlan Modra10-682/+12
2018-04-16Remove we32k supportAlan Modra3-2/+5
generated by cgit v1.1 at 2024-11-24 12:36:01 +0000