aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2022-11-08x86: Correct wrong comments in vex_w_tableHaochen Jiang1-1/+1
2022-11-08Support Intel RAO-INTKong Lingling6-4174/+4278
2022-11-04opcodes/arm: silence compiler warning about uninitialized variable useAndrew Burgess1-1/+3
2022-11-04Support Intel AVX-NE-CONVERTkonglin16-4169/+4397
2022-11-04i386: Rename <xy> template.konglin11-17/+18
2022-11-02x86: drop bogus TbyteJan Beulich2-4/+4
2022-11-02Support Intel MSRLISTHu, Lin16-4161/+4237
2022-11-02Support Intel WRMSRNSHu, Lin16-4160/+4212
2022-11-02Support Intel CMPccXADDHaochen Jiang6-4150/+4805
2022-11-02Support Intel AVX-VNNI-INT8Cui,Lili6-456/+612
2022-11-02Support Intel AVX-IFMAHongyu Wang7-4145/+4224
2022-11-01opcodes/arm: don't pass non-string literal to printf like functionAndrew Burgess1-2/+3
2022-11-01opcodes/arm: silence compiler warning about uninitialized variable useAndrew Burgess1-1/+3
2022-11-01opcodes/arm: add disassembler styling for armAndrew Burgess2-1002/+1631
2022-11-01opcodes/arm: use '@' consistently for the comment characterAndrew Burgess1-48/+48
2022-10-31x86: minor improvements to optimize_imm() (part III)Jan Beulich2-6/+0
2022-10-31Updated Romainain translation for the binutils sub-directory and Swedish tran...Nick Clifton1-399/+475
2022-10-31Support Intel PREFETCHICui, Lili6-4141/+4263
2022-10-31RX assembler: switch arguments of thw MVTACGU insn.Yoshinori Sato3-8/+13
2022-10-28RISC-V: Output mapping symbols with ISA string.Nelson Chu1-0/+9
2022-10-27PowerPC: Add support for RFC02658 - MMA+ Outer-Product InstructionsPeter Bergner1-1/+38
2022-10-27PowerPC: Add support for RFC02653 - Dense Math FacilityPeter Bergner2-26/+191
2022-10-24x86: emit {evex} prefix when disassembling ambiguous AVX512VL insnsJan Beulich6-235/+271
2022-10-21Support Intel AMX-FP16Cui,Lili6-4088/+4139
2022-10-20x86: re-work AVX-VNNI supportJan Beulich4-7025/+7021
2022-10-18x86: Disable AVX-VNNI when disabling AVX2H.J. Lu2-3/+3
2022-10-18x86: correct CPU_AMX_{BF16,INT8}_FLAGSJan Beulich2-4/+4
2022-10-17Allow explicit size specifier for predicate operand of {sq, uq, }{incp, decp}CaiJingtao2-7/+17
2022-10-17aarch64: Tweak handling of F_STRICTRichard Sandiford1-17/+8
2022-10-17x86: properly decode EVEX.W for AVX512_4{FMAPS,VNNIW} insnsJan Beulich1-6/+6
2022-10-17x86: fold AVX512-VNNI disassembler entries with AVX-VNNI onesJan Beulich3-15/+22
2022-10-16PowerPC se_rfmci and VLE, SPE2 and LSP insns with -manyAlan Modra2-1/+9
2022-10-14PowerPC SPE disassembly and testsAlan Modra1-2/+2
2022-10-14e200 LSP supportAlan Modra2-337/+411
2022-10-14opcodes/riscv-dis.c: Remove last_map_stateTsukasa OI1-3/+0
2022-10-14opcodes/riscv-dis.c: Make XLEN variable staticTsukasa OI1-1/+1
2022-10-14opcodes/riscv-dis.c: Use bool type whenever possibleTsukasa OI1-5/+5
2022-10-14opcodes/riscv-dis.c: Tidying with spacingTsukasa OI1-1/+1
2022-10-14opcodes/riscv-dis.c: Tidying with comments/clarityTsukasa OI1-4/+21
2022-10-14RISC-V: Move standard hints before all instructionsTsukasa OI1-4/+8
2022-10-14RISC-V: Move certain arrays to riscv-opc.cTsukasa OI1-0/+13
2022-10-06RISC-V: Print XTheadMemPair literal as "immediate"Tsukasa OI1-1/+1
2022-10-06RISC-V: Fix T-Head immediate types on printingTsukasa OI1-4/+4
2022-10-06RISC-V: Print comma and tabs as the "text" styleTsukasa OI1-11/+20
2022-10-06RISC-V: Optimize riscv_disassemble_data printfTsukasa OI1-6/+4
2022-10-06RISC-V: Fix printf argument types corresponding %xTsukasa OI1-7/+7
2022-10-06RISC-V: Fix immediates to have "immediate" styleTsukasa OI1-5/+5
2022-10-05Arm64: support CLEARBHB aliasJan Beulich4-1576/+1579
2022-10-04RISC-V: Fix buffer overflow on print_insn_riscvTsukasa OI1-1/+1
2022-10-04RISC-V: Renamed INSN_CLASS for floating point in integer extensions.Nelson Chu1-222/+222