aboutsummaryrefslogtreecommitdiff
path: root/opcodes
AgeCommit message (Expand)AuthorFilesLines
2010-10-11binutils/:Andreas Schwab2-3/+8
2010-10-112010-10-11 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel3-5/+11
2010-10-11opcodes/Jan Kratochvil3-4/+11
2010-10-09cgen/Alan Modra14-407/+423
2010-10-08Fix build with -DDEBUG=7Alan Modra4-12/+26
2010-10-07gas/Bernd Schmidt2-2/+9
2010-10-02Remove duplicated RMAL.H.J. Lu2-1/+5
2010-09-30 * s390-mkopc.c (main): Exit with error 1 if sscanf failsPierre Muller2-1/+9
2010-09-30 * s390-mkopc.c (main): Change description array size to 80.Pierre Muller2-2/+7
2010-09-27Fix unportable shell quoting.Ralf Wildenhues2-1/+5
2010-09-272010-09-27 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel4-4/+165
2010-09-272010-09-27 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel4-14/+47
2010-09-272010-09-27 Tejas Belagod <tejas.belagod@arm.com>Matthew Gretton-Dann2-2/+11
2010-09-23 * bfd/bfd-in2.h (BFD_RELOC_ARM_HVC): New enum value.Matthew Gretton-Dann2-16/+151
2010-09-23 * gas/config/tc-arm.c (arm_ext_adiv): New variable.Matthew Gretton-Dann2-0/+9
2010-09-23 * gas/config/tc-arm.c (arm_ext_v6z): Remove.Matthew Gretton-Dann2-3/+10
2010-09-23 * gas/config/tc-arm.c (arm_ext_mp): Add.Matthew Gretton-Dann2-0/+11
2010-09-22opcodes: blackfin: fix decoding of 32bit addresses on 64bit systemsMike Frysinger2-0/+7
2010-09-22opcodes: blackfin: fix decoding of all register move insnsMike Frysinger2-12/+34
2010-09-22opcodes: blackfin: fix decoding of many invalid insnsMike Frysinger2-21/+127
2010-09-22opcodes: blackfin: mark push/pop insns with a P6/P7 range as illegalMike Frysinger2-0/+7
2010-09-22opcodes: blackfin: fix decoding of vector shift insn w/saturationMike Frysinger2-1/+5
2010-09-22opcodes: blackfin: decode all ASTAT bitsMike Frysinger2-8/+25
2010-09-22opcodes: blackfin: decode insns with invalid register as illegalMike Frysinger2-14/+28
2010-09-22gas: blackfin: fix DBG/DBGCMPLX insn encodingMike Frysinger2-1/+5
2010-09-22opcodes/gas: blackfin: handle more ASTAT flagsMike Frysinger2-4/+16
2010-09-22opcodes/gas: blackfin: support OUTC debug insnMike Frysinger2-4/+23
2010-09-22opcodes: blackfin: fix decoding of LSHIFT insnsMike Frysinger2-2/+7
2010-09-22opcodes: blackfin: constify formatting related structuresMike Frysinger2-22/+30
2010-09-172010-09-17 Tejas Belagod <tejas.belagod@arm.com>Matthew Gretton-Dann2-0/+5
2010-09-14 opcodes/Maciej W. Rozycki2-0/+10
2010-09-10 * src/opcodes/dlx-dis.c (print_insn_dlx): Use dlx_insn type forPierre Muller2-11/+16
2010-08-31Fix "pushw imm16" for x86-64 disassembler.H.J. Lu2-38/+40
2010-08-27opcodes/Nathan Froyd2-4/+9
2010-08-17Replace Eb with Mb on prefetch and prefetchw.H.J. Lu2-2/+7
2010-08-06Don't generate multi-byte NOPs for i686.H.J. Lu6-4584/+4612
2010-08-06Fix typos in comments in i386-opc.h.H.J. Lu2-6/+10
2010-08-06 * disassemble.c: Formatting.Alan Modra2-9/+14
2010-08-06Add Cpu186 to ud1/ud2/ud2a/ud2b.H.J. Lu3-8/+13
2010-08-06Add ud1 to x86.H.J. Lu4-8/+27
2010-07-29[include/opcode]DJ Delorie3-634/+671
2010-07-28Add 0F to VEX opcode enums.H.J. Lu2-2259/+2263
2010-07-28* rx-decode.opc (store_flags): Remove, replace with F_* macros.DJ Delorie3-931/+887
2010-07-23Add support for v850E2 and v850E2V3Nick Clifton3-512/+1342
2010-07-082010-07-08 Tejas Belagod <tejas.belagod@arm.com>Richard Earnshaw2-16/+56
2010-07-06 * mips-dis.c (print_insn_mips): Correct branch instruction typeMaciej W. Rozycki2-2/+8
2010-07-06 gas/Maciej W. Rozycki3-16/+32
2010-07-05Replace rdrnd with rdrand.H.J. Lu4-3/+10
2010-07-05Fix a typo in comments for CpuFSGSBase.H.J. Lu2-2/+6
2010-07-03Update.Andreas Schwab1-0/+2
generated by cgit v1.1 at 2025-03-12 05:44:25 +0000