aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-opc.tbl
AgeCommit message (Expand)AuthorFilesLines
2015-01-02ChangeLog rotatation and copyright year updateAlan Modra1-1/+1
2014-11-17Add AVX512VBMI instructionsIlya Tocar1-0/+17
2014-11-17Add AVX512IFMA instructionsIlya Tocar1-0/+11
2014-11-17Add pcommit instructionIlya Tocar1-0/+6
2014-11-17Add clwb instructionIlya Tocar1-0/+6
2014-07-22Add AVX512DQ instructions and their AVX512VL variants.Ilya Tocar1-0/+212
2014-07-22Add support for AVX512BW instructions and their AVX512VL versions.Ilya Tocar1-0/+385
2014-07-22Add support for AVX512VL versions of AVX512CD instructions.Ilya Tocar1-0/+20
2014-07-22Add support for AVX512VL. Add AVX512VL versions of AVX512F instructions.Ilya Tocar1-0/+944
2014-04-04Add support for Intel SGX instructionsIlya Tocar1-0/+7
2014-03-20Fix memory size for gather/scatter instructionsIlya Tocar1-8/+8
2014-03-05Update copyright yearsAlan Modra1-2/+1
2014-02-25Remove bogus vcvtps2ph variant.Ilya Tocar1-1/+0
2014-02-21Add support for CPUID PREFETCHWT1Ilya Tocar1-2/+6
2014-02-20Change cpu for vptestnmd and vptestnmq instructions.Ilya Tocar1-4/+3
2014-02-12Add clflushopt, xsaves, xsavec, xrstorsIlya Tocar1-0/+22
2013-10-12Only allow 32-bit/64-bit registers for bndcl/bndcu/bndcnH.J. Lu1-8/+11
2013-10-08opcodes/Jan Beulich1-9/+9
2013-09-30Add Size64 to movq/vmovq with Reg64 operandH.J. Lu1-8/+8
2013-07-26Add Intel AVX-512 supportH.J. Lu1-0/+1209
2013-07-25Support Intel SHAH.J. Lu1-0/+10
2013-07-24Support Intel MPXH.J. Lu1-41/+54
2013-07-08Replace Xmmword with Qword on cvttps2piH.J. Lu1-1/+1
2013-04-08gas/testsuite/Jan Beulich1-2/+1
2013-02-19Implement Intel SMAP instructionsH.J. Lu1-0/+4
2012-11-20Fix opcode for 64-bit jecxzH.J. Lu1-1/+1
2012-09-20Replace CpuSSE3 with CpuCX16 for cmpxchg16bH.J. Lu1-1/+1
2012-08-17Add AMD btver1 and btver2 supportH.J. Lu1-1/+1
2012-08-07There were several cases where the registers in the REX encoded rangeJan Beulich1-5/+0
2012-07-31VMOVNTDQA was both misplaced and improperly tagged as being an AVXJan Beulich1-1/+1
2012-07-16Implement RDRSEED, ADX and PRFCHW instructionsH.J. Lu1-1/+6
2012-07-02gas/testsuite/Roland McGrath1-1/+1
2012-06-22gas/Roland McGrath1-4/+4
2012-06-22gas/Roland McGrath1-56/+56
2012-02-08Implement Intel Transactional Synchronization ExtensionsH.J. Lu1-40/+51
2012-01-13Add vmfuncH.J. Lu1-0/+4
2011-08-01Add Disp32S to 64bit call.H.J. Lu1-1/+1
2011-06-30Fix rorx in BMI2.H.J. Lu1-1/+1
2011-06-10Support AVX Programming Reference (June, 2011).H.J. Lu1-1/+195
2011-01-17Add support for TBM instructions.Quentin Neill1-0/+12
2011-01-05Implement BMI instructions.H.J. Lu1-0/+9
2010-10-14Remove CheckRegSize from movq.H.J. Lu1-2/+2
2010-10-14Remove CheckRegSize from instructions with 0, 1 or fixed operands.H.J. Lu1-34/+34
2010-10-14Add CheckRegSize to instructions which require register size check.H.J. Lu1-184/+184
2010-08-06Don't generate multi-byte NOPs for i686.H.J. Lu1-1/+1
2010-08-06Add Cpu186 to ud1/ud2/ud2a/ud2b.H.J. Lu1-4/+4
2010-08-06Add ud1 to x86.H.J. Lu1-3/+5
2010-07-05Replace rdrnd with rdrand.H.J. Lu1-1/+1
2010-07-01Support AVX Programming Reference (June, 2010)H.J. Lu1-0/+16
2010-03-232010-03-22 Sebastian Pop <sebastian.pop@amd.com>Sebastian Pop1-8/+4
generated by cgit v1.1 at 2024-11-19 23:36:47 +0000