aboutsummaryrefslogtreecommitdiff
path: root/opcodes/i386-dis.c
AgeCommit message (Expand)AuthorFilesLines
2020-06-25x86: drop left-over 4-way alternative disassembler templatesJan Beulich1-2/+2
2020-06-25x86: fix SYSRET disassembly, improve {,V}CVTSI2S{S,D} and PTWRITEJan Beulich1-6/+8
2020-06-18x86: also test alternative VMGEXIT encodingJan Beulich1-0/+2
2020-06-17x86: Delete incorrect vmgexit entry in prefix_tableCui,Lili1-2/+0
2020-06-14x86: Correct xsusldtrk mnemonicH.J. Lu1-1/+1
2020-06-09i386-dis.c: Fix a typo in commentsH.J. Lu1-1/+1
2020-06-09x86: consistently print prefixes explicitly which are invalid with VEX etcJan Beulich1-13/+3
2020-06-09x86: fix {,V}MOV{L,H}PD disassemblyJan Beulich1-23/+33
2020-06-09x86: utilize X macro in EVEX decodingJan Beulich1-65/+7
2020-06-09x86: correct decoding of packed-FP-only AVX encodingsJan Beulich1-31/+29
2020-06-09x86: correct mis-named MOD_0F51 enumeratorJan Beulich1-3/+3
2020-04-07Add support for intel TSXLDTRK instructions$Cui,Lili1-1/+12
2020-04-02Add support for intel SERIALIZE instructionLiliCui1-1/+1
2020-03-13x86-64: correct mis-named X86_64_0D enumeratorJan Beulich1-3/+3
2020-03-06x86: correct MPX insn w/o base or index encoding in 16-bit modeJan Beulich1-4/+13
2020-03-04x86: support VMGEXITJan Beulich1-1/+10
2020-02-26Indent labelsAlan Modra1-8/+8
2020-02-12x86-64: Intel64 adjustments for insns dealing with far pointersJan Beulich1-2/+8
2020-01-31x86: replace EXxmm_mdq by EXVexWdqScalarJan Beulich1-7/+1
2020-01-31x86: drop unused EXVexWdq / vex_w_dq_modeJan Beulich1-7/+3
2020-01-30x86-64: honor vendor specifics for near RETJan Beulich1-2/+16
2020-01-27x86-64: Properly encode and decode movsxdH.J. Lu1-2/+59
2020-01-13Add an option to objdump's disassembler to generate ascii art diagrams showin...Thomas Troeger1-1/+60
2020-01-09x86: SYSENTER/SYSEXIT are unavailable in 64-bit mode on AMDJan Beulich1-6/+20
2020-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2019-12-27x86-64: fix Intel64 handling of branch with data16 prefixJan Beulich1-3/+7
2019-12-04x86/Intel: extend MOVDIRI testingJan Beulich1-1/+1
2019-11-07x86: support further AMD Zen2 instructionsJan Beulich1-0/+2
2019-11-07x86: adjust register names printed for MONITOR/MWAITJan Beulich1-16/+12
2019-11-05x86: fold OP_Mwaitx() into OP_Mwait()Jan Beulich1-24/+5
2019-11-05x86: split MONITORX/MWAITX entriesJan Beulich1-2/+14
2019-11-05x86: consolidate disassembler enum naming a littleJan Beulich1-75/+75
2019-07-01x86: remove ModRM.mod decoding layer from AVX512F VMOVS{S,D}Jan Beulich1-13/+4
2019-07-01x86: drop a few dead macrosJan Beulich1-5/+0
2019-06-27i386: Check vector length for scatter/gather prefetch instructionsH.J. Lu1-0/+12
2019-06-27x86: fold AVX scalar to/from int conversion insnsJan Beulich1-48/+6
2019-06-27x86: allow VEX et al encodings in 16-bit (protected) modeJan Beulich1-33/+30
2019-06-25x86: drop dqa_modeJan Beulich1-10/+0
2019-06-25x86: simplify OP_I64()Jan Beulich1-40/+3
2019-06-25x86: fix (dis)assembly of certain SSE2 insns in 16-bit modeJan Beulich1-7/+7
2019-06-21i386: Break i386-dis-evex.h into small filesH.J. Lu1-19/+9
2019-06-19i386: Check vector length for EVEX broadcast instructionsH.J. Lu1-0/+10
2019-06-17i386: Check vector length for vshufXXX/vinsertXXX/vextractXXXH.J. Lu1-1/+13
2019-06-05i386: Check vector length for EVEX vextractfXX and vinsertfXXH.J. Lu1-1/+9
2019-06-04i386: Check for reserved VEX.vvvv and EVEX.vvvvH.J. Lu1-10/+14
2019-06-04Enable Intel AVX512_VP2INTERSECT insnH.J. Lu1-0/+2
2019-06-04Add support for Intel ENQCMD[S] instructionsH.J. Lu1-1/+12
2019-04-05x86: Support Intel AVX512 BF16Xuepeng Guo1-0/+3
2019-01-01Update year range in copyright notice of binutils filesAlan Modra1-1/+1
2018-11-06x86: correctly handle VMOVD with EVEX.W set outside of 64-bit modeJan Beulich1-2/+0
generated by cgit v1.1 at 2024-11-19 22:31:48 +0000