aboutsummaryrefslogtreecommitdiff
path: root/gas
AgeCommit message (Expand)AuthorFilesLines
2024-02-09PowerPC: Add support for Power11 optionsPeter Bergner2-0/+5
2024-02-09x86/APX: V{BROADCAST,EXTRACT,INSERT}{F,I}128 can also be expressedJan Beulich3-0/+18
2024-02-09x86: change type of Dwarf2 register numbers in register tableJan Beulich1-8/+6
2024-02-08gas: scfi: fix failing test on Solaris2Indu Bhagat1-2/+22
2024-02-08x86-64: Add R_X86_64_CODE_6_GOTTPOFFH.J. Lu3-22/+94
2024-02-06gas: x86: ginsn: handle sub-QWORD ALU with imm and MOV ops correctlyIndu Bhagat5-96/+149
2024-02-06x86: Warn .insn instruction with length > 15 bytesH.J. Lu3-2/+19
2024-02-04LoongArch: gas: Fix the types of symbols referred with %le_*_r in the symtabXi Ruoyao3-0/+12
2024-02-02x86: Disallow instructions with length > 15 bytesH.J. Lu6-32/+40
2024-02-02x86: move Q-suffix-to-REX.W translation logicJan Beulich1-17/+20
2024-02-02x86: actually implement .nooptJan Beulich7-19/+51
2024-02-01gas: x86: ginsn: adjust ginsns for certain lea opsIndu Bhagat4-65/+134
2024-01-31Mention support for AMD/znver5 in GASNick Clifton1-0/+2
2024-01-29bpf: there is no ldinddw nor ldabsdw instructionsJose E. Marchesi8-105/+95
2024-01-26gas: scfi: untraceable control flow should be a hard errorIndu Bhagat3-11/+13
2024-01-26x86: testsuite: scfi: adjust COFI testcaseIndu Bhagat5-14/+37
2024-01-26x86: make "-msyntax=intel -mnaked-reg" match ".intel_syntax noprefix"Jan Beulich6-11/+27
2024-01-26x86/APX: optimize MOVBEJan Beulich3-4/+17
2024-01-26LoongArch: gas: Add support for s9 registermengqinggang4-2/+9
2024-01-25gas: Update NEWSAndrew Carlotti1-23/+37
2024-01-24LoongArch: gas: Start a new frag after instructions that can be relaxedmengqinggang3-5/+93
2024-01-24LoongArch: gas: Don't define LoongArch .alignmengqinggang4-13/+7
2024-01-23aarch64: Update Architecture Extensions documentationAndrew Carlotti1-116/+142
2024-01-23[PATCH v2] gas/NEWS, ld/NEWS: Announce LoongArch changes in 2.42Xi Ruoyao1-0/+27
2024-01-22LoongArch: Use tab to indent assembly in TLSDESC test suiteTatsuyuki Ishi2-2/+2
2024-01-22x86/APX: also amend the PUSH2/POP2 testcaseJan Beulich2-0/+2
2024-01-21LoongArch: Do not emit R_LARCH_RELAX for two register macrosmengqinggang3-122/+132
2024-01-19Update x86/APX: VROUND{P,S}{S,D} can generally be encodedH.J. Lu2-0/+2
2024-01-19x86/APX: VROUND{P,S}{S,D} can generally be encodedJan Beulich6-10/+24
2024-01-19x86/APX: be consistent with insn suffixesJan Beulich1-43/+43
2024-01-19x86: support APX forms of U{RD,WR}MSRJan Beulich4-3/+23
2024-01-18Updated translations for various sub-directoriesNick Clifton2-5176/+5883
2024-01-15x86-64: Skip SCFI tests for x32 targetsH.J. Lu1-1/+1
2024-01-15Change version to 2.42.50 and regenerate filesNick Clifton4-2154/+2368
2024-01-15Add markers for 2.42 branchNick Clifton2-0/+7
2024-01-15aarch64: rcpc3: Add FP load/store insnsVictor Do Nascimento5-0/+90
2024-01-15aarch64: rcpc3: Add integer load/store insnsVictor Do Nascimento6-2/+65
2024-01-15aarch64: rcpc3: New RCPC3_ADDR operand typesVictor Do Nascimento1-0/+65
2024-01-15aarch64: rcpc3: Add +rcpc3 architectural feature support flagVictor Do Nascimento2-0/+4
2024-01-15aarch64: Fix tlbi and tlbip instructionsAndrew Carlotti9-149/+242
2024-01-15aarch64: Refactor aarch64_sys_ins_reg_supported_pAndrew Carlotti1-3/+2
2024-01-15aarch64: Add SVE2.1 Contiguous load/store instructions.Srinath Parvathaneni4-0/+46
2024-01-15PATCH 5/6][Binutils] aarch64: Add SVE2.1 fmin and fmax instructions.Srinath Parvathaneni3-0/+79
2024-01-15aarch64: Add SVE2.1 dupq, eorqv and extq instructions.Srinath Parvathaneni4-0/+64
2024-01-15aarch64: Add support for FEAT_SVE2p1.Srinath Parvathaneni7-0/+134
2024-01-15aarch64: Add support for FEAT_SME2p1 instructions.Srinath Parvathaneni5-0/+104
2024-01-15aarch64: Add support for FEAT_B16B16 instructions.Srinath Parvathaneni5-0/+320
2024-01-15gas/NEWS: announce the new SCFI command line optionIndu Bhagat1-0/+3
2024-01-15gas: testsuite: add an x86 testsuite for SCFIIndu Bhagat129-0/+3074
2024-01-15gas: doc: update documentation for the new listing optionIndu Bhagat1-5/+11