aboutsummaryrefslogtreecommitdiff
path: root/gas/ChangeLog
AgeCommit message (Expand)AuthorFilesLines
2020-02-02ELF: Add support for unique section ID to assemblerH.J. Lu1-0/+38
2020-02-02elf/section13.s: Replace @nobits with %nobitsH.J. Lu1-0/+4
2020-02-01moxie: don't force big-endian modeGitea1-0/+4
2020-01-31nios2: recognize %gotoff relocation in assemblerSandra Loosemore1-0/+5
2020-01-31Add missing ChangeLog for last patchAndre Vieira1-0/+8
2020-01-31Fix compile time build problem building the s390 assembler.Nick Clifton1-0/+5
2020-01-31[ARM]: Add support for vldmia/vldmdb/vstmia/vstmdb instructions in MVE.Srinath Parvathaneni1-0/+13
2020-01-31Updated translations for some of the binutils sub-directoriesNick Clifton1-0/+5
2020-01-31aarch64: Fix MOVPRFX markup for bf16 conversionsRichard Sandiford1-0/+9
2020-01-30x86: prevent undue use of GOT32X and alike relocationsJan Beulich1-0/+7
2020-01-30cpu,opcodes,gas: fix neg and neg32 instructions in BPFJose E. Marchesi1-0/+7
2020-01-30x86-64: honor vendor specifics for near RETJan Beulich1-0/+10
2020-01-30x86-64: also diagnose far returns / IRET with ambiguous operand sizeJan Beulich1-0/+19
2020-01-30x86: drop further pointless/bogus DefaultSizeJan Beulich1-0/+5
2020-01-27x86-64: Properly encode and decode movsxdH.J. Lu1-0/+19
2020-01-27Replace deprecated tcl case statements with switch statementsAlan Modra1-0/+8
2020-01-27AArch64: Fix cfinv disassembly issuesTamar Christina1-0/+6
2020-01-22RISC-V: Change -march parsing.Jim Wilson1-0/+11
2020-01-22x86: Always disallow double word suffix with word general registerH.J. Lu1-0/+12
2020-01-22PowerPC64 __tls_get_addr_descAlan Modra1-0/+5
2020-01-21x86: testsuite adjustments after commit 1a0351246a5cJan Beulich1-0/+7
2020-01-21x86: replace adhoc ambiguous operand checking for CRC32Jan Beulich1-0/+14
2020-01-21x86: improve handling of insns with ambiguous operand sizesJan Beulich1-0/+45
2020-01-21x86: VCVTNEPS2BF16{X,Y} should permit broadcastingJan Beulich1-0/+9
2020-01-20Updated translations for various binutils sub-directoriesNick Clifton1-0/+4
2020-01-20x86-64: Fix TLSDESC relaxation for x32H.J. Lu1-0/+10
2020-01-18Update version to 2.34.50. Regenerate configure and .pot files.Nick Clifton1-0/+5
2020-01-18Add markers for 2.34 branch to the NEWS files and ChangeLogs.Nick Clifton1-0/+4
2020-01-17x86: Add {vex} pseudo prefixH.J. Lu1-0/+11
2020-01-16[binutils][arm] PR25376 Change MVE into a CORE_HIGH featureAndre Vieira1-0/+10
2020-01-16x86: drop found_cpu_match local variableJan Beulich1-0/+5
2020-01-16x86: VPEXTRQ/VPINSRQ are unavailable outside of 64-bit modeJan Beulich1-0/+6
2020-01-15MSP430: Fix relocation overflow when using #lo(EXP) macroJozef Lawrynowicz1-0/+13
2020-01-15Reinstate gas em=freebsd for sparc-freebsdAlan Modra1-0/+4
2020-01-14x86: Updated align branch tests for Darwin and i686-pc-elfLili Cui1-0/+25
2020-01-14Fix various assembler testsuite failures for the Z80 target.Sergey Belyashov1-0/+15
2020-01-13[gas][aarch64] Turn on SVE when using f32mm or f64mm extensionsMatthew Malcomson1-0/+5
2020-01-13[ARC][committed] Code cleanup and improvements.Claudiu Zissulescu1-0/+7
2020-01-13ubsan: wasm32: signed integer overflowAlan Modra1-0/+4
2020-01-13tic4x: sign extension using shiftsAlan Modra1-0/+5
2020-01-10HPUX gas testsuite fixesAlan Modra1-0/+5
2020-01-09Fix compile time warnings about comparisons always being false.Sergey Belyashov1-0/+9
2020-01-09x86: refine when to trigger optimizationsJan Beulich1-0/+6
2020-01-09x86-64: assert sane internal state for REX conversionsJan Beulich1-0/+5
2020-01-09x86: consistently convert to byte registers for TEST w/ imm optimizationJan Beulich1-0/+5
2020-01-09x86: SYSENTER/SYSEXIT are unavailable in 64-bit mode on AMDJan Beulich1-0/+9
2020-01-08Document the fact that the assembler's alignment pseudo-ops can be issued wit...Nick Clifton1-0/+8
2020-01-08Make the assembler generate an error if there is an attempt to define a secti...Nick Clifton1-0/+10
2020-01-08ubsan: z8k: index 10 out of bounds for type 'unsigned int const[10]'Alan Modra1-0/+5
2020-01-07[ARC] Improve parsing instruction operands.Claudiu Zissulescu1-0/+7
generated by cgit v1.1 at 2024-11-19 11:17:11 +0000