aboutsummaryrefslogtreecommitdiff
path: root/gcc
AgeCommit message (Expand)AuthorFilesLines
2023-05-13[aarch64] Recursively intialize even and odd sub-parts and merge with zip1.Prathamesh Kulkarni12-81/+180
2023-05-13RISC-V: Pull out function call with side effect from gcc_assert.Kito Cheng1-1/+2
2023-05-13RISC-V: Improve vector_insn_info::dump for LMUL and policyKito Cheng1-3/+36
2023-05-12MATCH: Fix PR 109834, ICE with popcount combined with bswapAndrew Pinski3-2/+17
2023-05-13Daily bump.GCC Administrator4-1/+938
2023-05-12Fortran: Revise a namelist test case.Jerry DeLisle1-4/+17
2023-05-12i386: Cleanup ix86_expand_vecop_qihi{,2}Uros Bizjak1-27/+37
2023-05-12PR modula2/109830 m2iso library SeqFile.mod appending to a file overwrites co...Gaius Mulley2-21/+101
2023-05-12i386: Remove mulv2si emulated sequence for TARGET_SSE2 [PR109797]Uros Bizjak1-33/+1
2023-05-12LTO: Fix writing of toplevel asm with offloading [PR109816]Tobias Burnus1-1/+1
2023-05-12RISC-V: Optimize vsetvli of LCM INSERTED edge for user vsetvli [PR 109743]Kito Cheng5-45/+277
2023-05-12tree-optimization/64731 - extend store-from CTOR lowering to TARGET_MEM_REFRichard Biener2-17/+38
2023-05-12c++: remove redundant testcase [PR83258]Patrick Palka2-9/+1
2023-05-12c++: robustify testcase [PR109752]Patrick Palka2-26/+13
2023-05-12tree-optimization/109791 - simplify (unsigned)&foo - (unsigned)(&foo + o)Richard Biener1-0/+12
2023-05-12arm: [MVE intrinsics] rework vsriqChristophe Lyon5-213/+5
2023-05-12arm: [MVE intrinsics] factorize vsriqChristophe Lyon2-4/+6
2023-05-12arm: [MVE intrinsics] add ternary_rshift shapeChristophe Lyon2-0/+39
2023-05-12arm: [MVE intrinsics] rework vsliqChristophe Lyon5-213/+5
2023-05-12arm: [MVE intrinsics] factorize vsliqChristophe Lyon2-4/+6
2023-05-12arm: [MVE intrinsics] add ternary_lshift shapeChristophe Lyon2-0/+39
2023-05-12arm: [MVE intrinsics] rework vpselqChristophe Lyon4-177/+4
2023-05-12arm: [MVE intrinsics] add vpsel shapeChristophe Lyon2-0/+40
2023-05-12arm: [MVE intrinsics] factorize vpselqChristophe Lyon3-13/+18
2023-05-12arm: [MVE intrinsics] rework vfmaq vfmasq vfmsqChristophe Lyon5-292/+12
2023-05-12arm: [MVE intrinsics] factorize vfmaq vfmsq vfmasqChristophe Lyon2-108/+35
2023-05-12arm: [MVE intrinsics] add ternary_opt_n shapeChristophe Lyon2-0/+31
2023-05-12arm: [MVE intrinsics] rework vmvnqChristophe Lyon4-438/+12
2023-05-12arm: [MVE intrinsics] factorize vmvnqChristophe Lyon2-6/+9
2023-05-12arm: [MVE intrinsics] add mvn shapeChristophe Lyon2-0/+50
2023-05-12arm: [MVE intrinsics] rework vbrsrqChristophe Lyon4-426/+4
2023-05-12arm: [MVE intrinsics] factorize vrbsrqChristophe Lyon2-10/+20
2023-05-12arm: [MVE intrinsics] add binary_imm32 shapeChristophe Lyon2-0/+28
2023-05-12arm: [MVE intrinsics] rework vqshluqChristophe Lyon4-111/+3
2023-05-12arm: [MVE intrinsics] factorize vqshluqChristophe Lyon2-6/+12
2023-05-12arm: [MVE intrinsics] add binary_lshift_unsigned shapeChristophe Lyon2-0/+59
2023-05-12arm: [MVE intrinsics] rework vrmlaldavhaq vrmlaldavhaxq vrmlsldavhaq vrmlslda...Christophe Lyon5-184/+16
2023-05-12arm: [MVE intrinsics] factorize vrmlaldavhaq vrmlaldavhaxq vrmlsldavhaq vrmls...Christophe Lyon2-125/+44
2023-05-12arm: [MVE intrinsics] rework vqdmullbq vqdmulltqChristophe Lyon4-294/+6
2023-05-12arm: [MVE intrinsics] factorize vqdmullbq vqdmulltqChristophe Lyon2-80/+56
2023-05-12arm: [MVE intrinsics] add binary_widen_opt_n shapeChristophe Lyon2-0/+50
2023-05-12RISC-V: Suppress unused parameter warning in riscv-common.ccKito Cheng1-9/+3
2023-05-12RISC-V: Fix fail of vmv-imm-rv64.c in rv32Juzhe Zhong1-1/+1
2023-05-12RISC-V: Add basic vec_init for VLS RVV auto-vectorizationJuzhe Zhong22-0/+1547
2023-05-12RISC-V: Reorganize binary autovec testcasesPan Li60-0/+2
2023-05-12RISC-V: Fix RVV binary auto-vectorizaiton test failsPan Li22-23/+23
2023-05-12rs6000: Change ilp32 target check for scalar-extract-sig and scalar-insert-ex...Haochen Gui3-3/+3
2023-05-12rs6000: Change mode and insn condition for scalar insert exp instructionHaochen Gui8-14/+14
2023-05-12rs6000: Change mode and insn condition for scalar extract sig instructionHaochen Gui5-5/+5
2023-05-12rs6000: Change mode and insn condition for scalar extract exp instructionHaochen Gui7-34/+10
generated by cgit v1.1 at 2024-08-16 22:07:10 +0000