index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
Age
Commit message (
Expand
)
Author
Files
Lines
2017-11-16
Enable VBMI2 support [1/7]
Julia Koval
6
-2
/
+16
2017-11-16
GFNI enabling [4/4]
Julia Koval
5
-0
/
+100
2017-11-15
i386.c (x86_print_call_or_nop): Emit 5 byte nop explicitly as a stream of bytes.
Uros Bizjak
1
-1
/
+2
2017-11-15
altivec.h (vec_xst_be): New #define.
Bill Schmidt
6
-233
/
+328
2017-11-15
i386: Add X86_TUNE_EMIT_VZEROUPPER
H.J. Lu
3
-2
/
+9
2017-11-15
rs6000.c (rs6000_gimple_fold_builtin): Add support for folding of vector comp...
Will Schmidt
2
-21
/
+114
2017-11-15
arm-cpus.in (armv8_3, [...]): New
Tamar Christina
2
-6
/
+27
2017-11-15
arm.h (TARGET_DOTPROD): Add arm_arch8_2.
Tamar Christina
1
-2
/
+3
2017-11-15
Fix PR82941 and PR82942 by adding proper vzeroupper generation on SKX.
Sebastian Peryt
2
-26
/
+30
2017-11-15
[AArch64] Improve scheduling model for X-Gene
Dominik Infuehr
1
-44
/
+80
2017-11-15
Use proper probability (PR target/82927)
Martin Liska
1
-2
/
+6
2017-11-14
rs6000.md (bswapdi2): On 32-bit ISA 3.0, don't generate the XXBRD instruction.
Michael Meissner
1
-6
/
+0
2017-11-14
rs6000-c.c (is_float128_p): New helper function.
Michael Meissner
4
-131
/
+140
2017-11-14
Adapt Solaris 12 references
Rainer Orth
1
-2
/
+2
2017-11-14
rs6000.c (swap_endian_selector_for_mode): Remove le_ and be_ prefixes to swap...
Carl Love
1
-57
/
+24
2017-11-14
[Patch AArch64] Stop generating BSL for simple integer code
James Greenhalgh
1
-14
/
+108
2017-11-13
altivec.md (altivec_vsumsws_be): Add define_expand.
Carl Love
1
-0
/
+1
2017-11-13
rs6000-c.c (altivec_overloaded_builtins): Add support for builtins...
Carl Love
4
-5
/
+248
2017-11-13
[AArch64] More aarch64_endian_lane_rtx
Richard Sandiford
1
-10
/
+8
2017-11-12
[riscv] Wrap ASM_OUTPUT_LABELREF in do {} while (0)
Tom de Vries
1
-6
/
+9
2017-11-12
Remove semicolon after ASM_OUTPUT_ASCII
Tom de Vries
1
-1
/
+1
2017-11-12
[cr16, powerpcspe, rs6000] Remove semicolon after ASM_OUTPUT_LABELREF macro body
Tom de Vries
3
-3
/
+3
2017-11-10
rs6000.md (bswaphi2_reg): On ISA 3.0 systems, enable generating XXBRH if the ...
Michael Meissner
1
-14
/
+35
2017-11-10
re PR c/81117 (Improve buffer overflow checking in strncpy)
Martin Sebor
1
-11
/
+11
2017-11-10
GFNI enabling [3/4]
Julia Koval
3
-0
/
+134
2017-11-10
re PR target/82641 (Unable to enable crc32 for a certain function with target...
Tamar Christina
2
-132
/
+151
2017-11-10
power9.md (power9-qpdiv): Correct DFU pipe usage.
Pat Haugen
2
-12
/
+18
2017-11-09
[ARM] Fix cmse_nonsecure_entry return insn size
Thomas Preud'homme
2
-3
/
+13
2017-11-09
rs6000: Separate shrink-wrapping for the TOC register
Segher Boessenkool
1
-1
/
+32
2017-11-09
Add option to force indirect calls for x86
Andi Kleen
2
-1
/
+6
2017-11-08
RISC-V: Fix build error
Kito Cheng
3
-4
/
+6
2017-11-08
re PR target/82855 (AVX512: replace OP+movemask with OP_mask+ktest)
Jakub Jelinek
1
-4
/
+4
2017-11-08
[AArch64] Add STP pattern to store a vec_concat of two 64-bit registers
Kyrylo Tkachov
3
-0
/
+28
2017-11-08
vec_merge + vec_duplicate + vec_concat simplification
Kyrylo Tkachov
2
-0
/
+21
2017-11-08
Simplify vec_merge of vec_duplicate with const_vector
Kyrylo Tkachov
2
-5
/
+8
2017-11-08
[AArch64] Simplify aarch64_can_eliminate
Wilco Dijkstra
1
-17
/
+5
2017-11-08
[AArch64] Remove aarch64_frame_pointer_required
Wilco Dijkstra
1
-29
/
+8
2017-11-08
[mips] Wrap ASM_OUTPUT_LABELREF in do {} while (0)
Tom de Vries
1
-6
/
+9
2017-11-08
[mips] Remove semicolon after do {} while (0) in ASM_OUTPUT_CASE_END
Tom de Vries
1
-1
/
+1
2017-11-07
re PR target/82855 (AVX512: replace OP+movemask with OP_mask+ktest)
Jakub Jelinek
1
-0
/
+20
2017-11-07
re PR target/82855 (AVX512: replace OP+movemask with OP_mask+ktest)
Jakub Jelinek
2
-44
/
+44
2017-11-07
rs6000: Use isel for the cstore patterns
Segher Boessenkool
1
-14
/
+119
2017-11-07
Fix SSE bits dependencies.
Julia Koval
4
-22
/
+22
2017-11-07
re PR target/80425 (Extra inter-unit register move with zero-extension)
Uros Bizjak
1
-11
/
+2
2017-11-07
RISC-V: Implement movmemsi
Andrew Waterman
4
-4
/
+190
2017-11-07
RISC-V: Define MUSL_DYNAMIC_LINKER
Michael Clark
1
-0
/
+11
2017-11-07
[AArch64] Use aarch64_reg_or_imm instead of nonmemory_operand
Richard Sandiford
1
-3
/
+3
2017-11-07
[powerpcspe] Remove semicolon after do {} while (0) in SUBTARGET_OVERRIDE_OPT...
Tom de Vries
6
-6
/
+6
2017-11-07
[rs6000] Remove semicolon after do {} while (0) in SUBTARGET_OVERRIDE_OPTIONS
Tom de Vries
6
-6
/
+6
2017-11-07
[arm] Remove semicolon after while {} do (0) in HANDLE_NARROW_SHIFT_ARITH
Tom de Vries
1
-4
/
+4
[next]