aboutsummaryrefslogtreecommitdiff
path: root/gcc/config
AgeCommit message (Expand)AuthorFilesLines
2024-12-06SVE intrinsics: Fold calls with pfalse predicate.Jennifer Schmitz4-14/+352
2024-12-05i386: Fix addcarry/subborrow issues [PR117860]Uros Bizjak2-20/+88
2024-12-05arm: remove support for iWMMX/iWMMX2 intrinsicsRichard Earnshaw1-1811/+1
2024-12-05aarch64: Mark vluti* intrinsics as QUIETRichard Sandiford1-12/+12
2024-12-05aarch64: Reintroduce FLAG_AUTO_FPRichard Sandiford1-7/+8
2024-12-05aarch64: Rename FLAG_NONE to FLAG_DEFAULTRichard Sandiford3-391/+391
2024-12-05aarch64: Rename FLAG_AUTO_FP to FLAG_QUIETRichard Sandiford2-23/+23
2024-12-05arm: Add CDE options for star-mc1 cpuArvin Zhong1-0/+8
2024-12-05AVR: target/107957 - Propagate zero_reg to store sources.Georg-Johann Lay3-3/+56
2024-12-05AVR: target/107957 - Split multi-byte loads and stores.Georg-Johann Lay4-5/+125
2024-12-05AVR: target/64242 - Copy FP to a local reg in nonlocal_goto.Georg-Johann Lay1-1/+6
2024-12-05AVR: Rework patterns that add / subtract an (inverted) MSB.Georg-Johann Lay3-114/+227
2024-12-05RISC-V: Add const to function_shape::get_name [NFC]Kito Cheng3-73/+73
2024-12-04sched1: parameterize pressure scheduling spilling aggressiveness [PR/114729]Vineet Gupta1-0/+4
2024-12-04AVR: ad target/84211 - Fix dumping INSN_UID for null insn.Georg-Johann Lay1-3/+4
2024-12-04arm: use quotes when referring to command-line options [PR90160]David Malcolm1-3/+3
2024-12-04RISC-V: Add assert for insn operand out of range access [PR117878][NFC]Pan Li1-0/+6
2024-12-03AVR: Improve location of late diagnostics.Georg-Johann Lay1-12/+28
2024-12-03AVR: ad target/117726 - Also split logic shifts of bitsize - 1.Georg-Johann Lay1-12/+12
2024-12-03AVR: Tweak uin8_t << 6 and uint8_t >> 6 shifts.Georg-Johann Lay3-26/+73
2024-12-03aarch64: Fix fp8 cpuinfo feature namesClaudio Bantaloukas1-7/+7
2024-12-03aarch64: Add flags field to aarch64-simd-pragma-builtins.defRichard Sandiford2-29/+42
2024-12-03aarch64: Add support for AdvSIMD lutSaurabh Jha6-2/+212
2024-12-03aarch64: Refactor AdvSIMD intrinsicsSaurabh Jha2-32/+98
2024-12-03aarch64: Put iterators into the right sectionSaurabh Jha1-53/+50
2024-12-03aarch64: Split out aarch64_v64_modeRichard Sandiford3-27/+36
2024-12-03aarch64: Move some diagnostic functions to aarch64.ccRichard Sandiford3-63/+78
2024-12-02m68k: don't allow o/o in movdi, movdf, movxfAndreas Schwab1-6/+6
2024-12-02Add trailing newlines where neededJakub Jelinek2-2/+2
2024-12-02arm, mve: Adding missing Runtime Library Exception to header filesAndre Vieira2-0/+8
2024-12-02RISC-V: Add intrinsics support for SiFive Xsfvfnrclipxfqf extensions.yulong15-39/+214
2024-12-02riscv: Avoid narrowing warningAndreas Schwab1-25/+39
2024-12-02x86: Correct comments for pass_apx_nf_convertH.J. Lu1-1/+1
2024-11-30Support for 64-bit location_t: Backend partsLewis Hyatt3-6/+3
2024-11-30AVR: ad target/84211 - Split MOVW into MOVs in try_split_any.Georg-Johann Lay1-0/+8
2024-11-30LoongArch: Mask shift offset when emit {xv, v}{srl, sll, sra} with sameimm ve...Jinyang He5-37/+110
2024-11-29AVR: Fix some coding rule nits and typos.Georg-Johann Lay5-176/+188
2024-11-29aarch64: Add attributes to the data intrinsics.Andrew Pinski1-6/+8
2024-11-29aarch64: add attributes to the prefetch_builtinsAndrew Pinski1-1/+3
2024-11-29aarch64: Fix up flags for vget_low_*, vget_high_* and vreinterpret intrinsicsAndrew Pinski1-3/+3
2024-11-29aarch64: Mark __builtin_aarch64_im_lane_boundsi as leaf and nothrow [PR117665]Andrew Pinski1-1/+5
2024-11-29AVR: target/117681 - Set UNWIND_WORD_MODE to Pmode.Georg-Johann Lay1-0/+12
2024-11-29AVR: target/117726 - Better optimize shifts.Georg-Johann Lay5-248/+563
2024-11-29arm, mve: Detect uses of vctp_vpr_generated inside subregsAndre Vieira1-1/+2
2024-11-29[PATCH v7 03/12] RISC-V: Add CRC expander to generate faster CRC.Mariam Arutunian5-0/+233
2024-11-29RISC-V: Add intrinsics support for SiFive Xsfvqmaccqoq/dod extensions.yulong16-18/+740
2024-11-29AArch64: Suppress default options when march or mcpu used is not affected by it.Tamar Christina8-13/+88
2024-11-29aarch64: Add ISA requirements to some SVE/SME md commentsRichard Sandiford2-113/+121
2024-11-29aarch64: add SVE2 FP8DOT2 and FP8DOT4 intrinsicsClaudio Bantaloukas8-23/+172
2024-11-29aarch64: add SVE2 FP8 multiply accumulate intrinsicsClaudio Bantaloukas11-18/+290
generated by cgit v1.1 at 2025-01-30 20:06:44 +0000