index
:
riscv-gnu-toolchain/gcc.git
devel/analyzer
devel/autopar_devel
devel/autopar_europar_2021
devel/bypass-asm
devel/c++-contracts
devel/c++-coroutines
devel/c++-modules
devel/c++-name-lookup
devel/coarray_native
devel/fortran_unsigned
devel/gccgo
devel/gfortran-caf
devel/gimple-linterchange
devel/gomp-5_0-branch
devel/icpp2021
devel/ira-select
devel/ix86/evex512
devel/jlaw/crc
devel/loop-unswitch-support-switches
devel/lto-offload
devel/m2link
devel/modula-2
devel/mold-lto-plugin
devel/mold-lto-plugin-v2
devel/nothrow-detection
devel/omp/gcc-10
devel/omp/gcc-11
devel/omp/gcc-12
devel/omp/gcc-13
devel/omp/gcc-14
devel/omp/gcc-9
devel/omp/ompd
devel/power-ieee128
devel/range-gen3
devel/ranger
devel/rust/master
devel/sh-lra
devel/sphinx
devel/ssa-range
devel/subreg-coalesce
devel/unified-autovect
master
releases/egcs-1.0
releases/egcs-1.1
releases/gcc-10
releases/gcc-11
releases/gcc-12
releases/gcc-13
releases/gcc-14
releases/gcc-2.95
releases/gcc-2.95.2.1-branch
releases/gcc-3.0
releases/gcc-3.1
releases/gcc-3.2
releases/gcc-3.3
releases/gcc-3.4
releases/gcc-4.0
releases/gcc-4.1
releases/gcc-4.2
releases/gcc-4.3
releases/gcc-4.4
releases/gcc-4.5
releases/gcc-4.6
releases/gcc-4.7
releases/gcc-4.8
releases/gcc-4.9
releases/gcc-5
releases/gcc-6
releases/gcc-7
releases/gcc-8
releases/gcc-9
releases/libgcj-2.95
trunk
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
gcc
/
config
/
riscv
/
riscv.c
Age
Commit message (
Expand
)
Author
Files
Lines
2022-01-17
Rename .c files to .cc files.
Martin Liska
1
-5783
/
+0
2022-01-03
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2021-11-03
RISC-V: Fix register class subset checks for CLASS_MAX_NREGS
Maciej W. Rozycki
1
-2
/
+2
2021-11-02
RISC-V: Fix build errors with shNadd/shNadd.uw patterns in zba cost model
Maciej W. Rozycki
1
-3
/
+2
2021-10-25
RISC-V: Cost model for ZBS extension.
Kito Cheng
1
-0
/
+47
2021-10-25
RISC-V: Implement instruction patterns for ZBS extension.
Jim Wilson
1
-2
/
+33
2021-10-25
RISC-V: Use li and rori to load constants.
Jim Wilson
1
-0
/
+41
2021-10-25
RISC-V: Cost model for zbb extension.
Kito Cheng
1
-0
/
+17
2021-10-25
RISC-V: Cost model for zba extension.
Kito Cheng
1
-0
/
+81
2021-10-08
Come up with OPTION_SET_P macro.
Martin Liska
1
-5
/
+6
2021-06-22
RISC-V: Add tune info for T-HEAD C906.
Jojo R
1
-0
/
+14
2021-05-18
Use startswith in targets.
Martin Liska
1
-1
/
+1
2021-05-05
RISC-V: Generate helpers for cbranch4.
Christoph Muellner
1
-4
/
+1
2021-04-29
RISC-V: Add patterns for builtin overflow.
LevyHsu
1
-0
/
+8
2021-03-23
RISC-V: Fix riscv_subword() for big endian
Marcus Comstedt
1
-1
/
+1
2021-03-23
RISC-V: Fix trampoline generation on big endian
Marcus Comstedt
1
-4
/
+15
2021-03-23
RISC-V: Add riscv{32,64}be with big endian as default
Marcus Comstedt
1
-0
/
+5
2021-03-22
PR target/99702: Check RTL type before get value
Kito Cheng
1
-1
/
+1
2021-03-19
PR target/99314: Fix integer signedness issue for cpymem pattern expansion.
Sinan Lin
1
-11
/
+13
2021-02-13
RISC-V: Avoid zero/sign extend for volatile loads. Fix for 97417.
Levy Hsu
1
-0
/
+22
2021-02-13
RISC-V: Shorten memrefs improvement, partial fix 97417.
Jim Wilson
1
-8
/
+11
2021-01-04
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2020-11-13
PR target/97682 - Fix to reuse t1 register between call address and epilogue.
Monk Chiang
1
-11
/
+12
2020-11-13
Asan changes for RISC-V.
Jim Wilson
1
-0
/
+16
2020-10-15
RISC-V: Add support for -mcpu option.
Kito Cheng
1
-45
/
+52
2020-07-31
RISC-V: Add support for TLS stack protector canary access
Cooper Qu
1
-0
/
+47
2020-06-16
RISC-V: Fix ICE on riscv_gpr_save_operation_p [PR95683]
Kito Cheng
1
-1
/
+4
2020-06-15
RISC-V: Suppress warning for signed and unsigned integer comparison.
Kito Cheng
1
-3
/
+3
2020-06-10
RISC-V: Unify the output asm pattern between gpr_save and gpr_restore pattern.
Kito Cheng
1
-15
/
+1
2020-06-10
RISC-V: Describe correct USEs for gpr_save pattern [PR95252]
Kito Cheng
1
-2
/
+81
2020-05-12
RISC-V: Make unique SECCAT_SRODATA names start with .srodata (not .sdata2)
Keith Packard
1
-0
/
+40
2020-05-12
RISC-V: Add shorten_memrefs pass.
Craig Blackmore
1
-5
/
+99
2020-03-04
PR target/93995 ICE in patch_jump_insn, at cfgrtl.c:1290 on riscv64-linux-gnu
Kito Cheng
1
-3
/
+4
2020-02-24
RISC-V: Adjust floating point code gen for LTGT compare
Kito Cheng
1
-3
/
+14
2020-02-19
RISC-V: Using fmv.x.w/fmv.w.x rather than fmv.x.s/fmv.s.x
Kito Cheng
1
-2
/
+2
2020-01-21
riscv: Fix up riscv_rtx_costs for RTL checking (PR target/93333)
Jakub Jelinek
1
-1
/
+4
2020-01-21
RISC-V: Disallow regrenme if the TO register never used before for interrupt ...
Kito Cheng
1
-0
/
+13
2020-01-09
re PR inline-asm/93202 ([RISCV] ICE when using inline asm 'h' operand modifier)
Jakub Jelinek
1
-1
/
+2
2020-01-08
RISC-V: Disable use of TLS copy relocs.
Jim Wilson
1
-0
/
+3
2020-01-01
Update copyright years.
Jakub Jelinek
1
-1
/
+1
2019-11-19
Initialize a variable due to -Wmaybe-uninitialized.
Martin Liska
1
-1
/
+1
2019-10-28
gcc/riscv: Add a mechanism to remove some calls to _riscv_save_0
Andrew Burgess
1
-0
/
+13
2019-10-16
RISC-V: Include more registers in SIBCALL_REGS.
Andrew Burgess
1
-3
/
+3
2019-09-18
RISC-V: Fix more splitters accidentally calling gen_reg_rtx.
Jim Wilson
1
-18
/
+28
2019-09-10
Add call_used_or_fixed_reg_p
Richard Sandiford
1
-5
/
+6
2019-09-06
RISC-V: Re-enable -msave-restore for shared libraries.
Jim Wilson
1
-10
/
+0
2019-08-30
RISC-V: Disable -msave-restore for shared libraries.
Jim Wilson
1
-0
/
+10
2019-08-20
Use function_arg_info for TARGET_FUNCTION_ARG_ADVANCE
Richard Sandiford
1
-5
/
+4
2019-08-20
Use function_arg_info for TARGET_FUNCTION_(INCOMING_)ARG
Richard Sandiford
1
-4
/
+3
2019-08-20
Use function_arg_info for TARGET_SETUP_INCOMING_ARGS
Richard Sandiford
1
-4
/
+5
[next]