aboutsummaryrefslogtreecommitdiff
path: root/gcc/config/riscv/riscv-subset.h
AgeCommit message (Expand)AuthorFilesLines
2024-10-08RISC-V: Implement TARGET_CAN_INLINE_PYangyu Chen1-0/+3
2024-07-15RISC-V: Allow adding enabled extension via target arch attributesChristoph Müllner1-0/+5
2024-07-15RISC-V: Rewrite target attribute handlingChristoph Müllner1-4/+0
2024-07-08[RISC-V] add implied extension repeatly until stableFei Gao1-0/+3
2024-03-22RISC-V: Bugfix function target attribute pollutionPan Li1-0/+4
2024-03-22RISC-V: Bugfix ICE for __attribute__((target("arch=+v"))Pan Li1-0/+2
2024-01-19RISC-V: Remove unused function in riscv_subset_list [NFC]Kito Cheng1-4/+0
2024-01-19RISC-V: Relax the -march string for accept any orderKito Cheng1-3/+3
2024-01-19RISC-V: Extract part parsing base ISA logic into a standalone function [NFC]Kito Cheng1-0/+2
2024-01-03Update copyright years.Jakub Jelinek1-1/+1
2023-12-04RISC-V: Refine riscv_subset_list::parse [NFC]Kito Cheng1-0/+1
2023-10-11RISC-V: Extend riscv_subset_list, preparatory for target attribute supportKito Cheng1-0/+11
2023-07-19RISC-V: Throw compilation error for unknown extensionsLehua Ding1-0/+5
2023-07-17RISC-V: Ensure all implied extensions are included [PR110696]Lehua Ding1-1/+2
2023-01-16Update copyright years.Jakub Jelinek1-1/+1
2022-09-02RISC-V: Implement TARGET_COMPUTE_MULTILIBKito Cheng1-0/+2
2022-03-16RISC-V: Handle combine extension in canonical ordering.LiaoShihua1-0/+1
2022-01-03Update copyright years.Jakub Jelinek1-1/+1
2021-01-08RISC-V: Implement new style of architecture extension test macros.Kito Cheng1-0/+5
2021-01-08RISC-V: Move class riscv_subset_list and riscv_subset_t to riscv-protos.hKito Cheng1-0/+90