| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2022-10-19 | DRY in store-conditional instructions | Andrew Waterman | 1 | -6/+1 |
| 2020-06-08 | Fix priority of misaligned exceptions for store-conditional | Andrew Waterman | 1 | -2/+5 |
| 2018-11-06 | Report misaligned-address exception on failed store-conditionals | Andrew Waterman | 1 | -7/+4 |
| 2018-07-10 | Refactor and fix LR/SC implementation (#217) | Andrew Waterman | 1 | -1/+3 |
| 2015-04-03 | Support setting ISA/subsets with --isa flag | Andrew Waterman | 1 | -0/+1 |
| 2013-09-27 | Use WRITE_RD/WRITE_FRD macros to write registers | Andrew Waterman | 1 | -2/+2 |
| 2013-08-11 | Instructions are no longer member functions | Andrew Waterman | 1 | -1/+7 |
| 2013-03-29 | add load-reserved/store-conditional instructions | Andrew Waterman | 1 | -0/+1 |
 |
index : rocket-tools/riscv-isa-sim.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |