| Age | Commit message (Collapse) | Author | Files | Lines | |
|---|---|---|---|---|---|
| 2022-10-19 | Template-ize hypervisor loads and stores | Andrew Waterman | 1 | -1/+1 | |
| 2021-09-08 | Convert hstatus to csr_t family | Scott Johnson | 1 | -1/+1 | |
| 2020-09-24 | Fix priority of virtual vs. illegal instruction exceptions for HLV/HSV | Andrew Waterman | 1 | -1/+1 | |
| Resolves #551 | |||||
| 2020-09-20 | Fix polarity of hstatus.HU field | Andrew Waterman | 1 | -1/+1 | |
| 2020-07-09 | Implement new instructions of hypervisor extension | Anup Patel | 1 | -0/+4 | |
| We add new HFENCE, HLV, and HSV instructions for HS-mode which are defined as part of the RISC-V hypervisor extension. Signed-off-by: Anup Patel <anup.patel@wdc.com> | |||||
 |
index : rocket-tools/riscv-isa-sim.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |