index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
10 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
3 months
dynamic
build: Dynamically link installed progs
Jerry Zhao
14 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
17 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
14 months
log-commits-faster
tmp
Andrew Waterman
10 months
master
Merge pull request #1807 from riscv-software-src/remove-compile-flags
Jerry Zhao
4 days
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
9 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
16 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
14 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
24 months
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
5 years
Age
Commit message
Author
Files
Lines
2021-02-04
Add int_map and use it to speed up sparse mem
sparse-mem
Andrew Waterman
2
-9
/
+7
2021-02-04
Refactor headers
Andrew Waterman
6
-11
/
+22
2021-02-03
Fix compile errors
Andrew Waterman
2
-5
/
+5
2021-02-03
sparse mem wip
Andrew Waterman
3
-11
/
+48
2021-02-03
Fix --kernel and --initrd options w.r.t. sparse mem_t implementation
Andrew Waterman
4
-31
/
+60
2021-02-02
fixed typos and paths for arch_test readme (#638)
Neel Gala
1
-5
/
+7
2021-01-27
Increment minstret when WFI completes (#636)
Scott Johnson
1
-1
/
+1
2021-01-22
scalar-crypto: Initial spike support for v0.8.1 (#635)
Ben Marshall
34
-1
/
+984
2021-01-21
adding spike as a target to the arch-test-framework (#630)
Neel Gala
14
-0
/
+567
2021-01-20
add support to page on demand (#634)
Chih-Min Chao
4
-6
/
+28
[...]