aboutsummaryrefslogtreecommitdiff
BranchCommit messageAuthorAge
device_flagsAllow device flags after --device cmdline argJerry Zhao11 months
dts_parsingSupport parsing procs fully from DTSJerry Zhao5 months
dynamicbuild: Dynamically link installed progsJerry Zhao16 months
force-rttibuild: Include all symbols from extension.o when linking spike's mainJerry Zhao16 months
log-commits-fastertmpAndrew Waterman12 months
masterMerge pull request #1859 from ved-rivos/issue_1857Andrew Waterman45 hours
nolibfdtRemove in-tree libfdt, rely on system-installed libfdtJerry Zhao11 months
rivosinc-etrigger_fix_exception_matchCall stash_privilege more selectivelyAndrew Waterman18 months
speed2Split off opcode_cache_entry_tJerry Zhao11 days
whole-archivebuild: Link spike binaries with --whole-archiveJerry Zhao16 months
[...]
 
TagDownloadAuthorAge
dummy-tag-for-ci-storageriscv-isa-sim-dummy-tag-for-ci-storage.zip  riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz  riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2  Andrew Waterman2 years
v1.1.0riscv-isa-sim-1.1.0.zip  riscv-isa-sim-1.1.0.tar.gz  riscv-isa-sim-1.1.0.tar.bz2  Andrew Waterman3 years
v1.0.0riscv-isa-sim-1.0.0.zip  riscv-isa-sim-1.0.0.tar.gz  riscv-isa-sim-1.0.0.tar.bz2  Andrew Waterman6 years
 
AgeCommit messageAuthorFilesLines
2022-11-15Use ACTION_DEBUG_MODE instead of 1itrigger-etrigger-cleanupYenHaoChen1-1/+1
2022-11-15Update riscv/triggers.ccYenHaoChen1-1/+1
2022-11-15fix compilation error: unused parameterYenHaoChen2-4/+4
2022-11-15check itrigger/etrigger after taking trapYenHaoChen1-1/+6
2022-11-15add take_trigger_action() to processor.h/processor.ccYenHaoChen3-12/+25
2022-11-15update module_tYenHaoChen2-31/+82
2022-11-15add itrigger_t and etrigger_tYenHaoChen2-1/+153
2022-11-15update debug_defines.hYenHaoChen1-892/+1432
2022-11-15add disabled_trigger_t to triggersYenHaoChen2-0/+27
2022-11-15trigger_t: Protect destructor and memory_access_match()Tim Newsome1-7/+3
[...]
generated by cgit v1.1 at 2024-11-16 11:59:49 +0000