index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
7 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
10 days
dynamic
build: Dynamically link installed progs
Jerry Zhao
12 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
15 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
12 months
log-commits-faster
tmp
Andrew Waterman
8 months
master
Merge pull request #1700 from ved-rivos/ssdbltrp
Andrew Waterman
45 hours
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
7 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
14 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
12 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
22 months
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
5 years
Age
Commit message
Author
Files
Lines
2023-04-19
Add f64_to_bf16; fix f32_to_bf16
fix-bf16
Andrew Waterman
4
-40
/
+91
2023-04-14
Fix encoding conflict for fround.h and fcvt.bf16.s
Weiwei Li
1
-0
/
+2
2023-04-14
Add dsasm support for BF16 extensions
Weiwei Li
1
-0
/
+23
2023-04-14
Add flh/fsh/fmv_h_x/fmv_x_h instructions to Zvfbfmin/Zvfbfwma extensions
Weiwei Li
5
-4
/
+6
2023-04-14
Add support for new instructions of Zvfbfwma extension
Weiwei Li
4
-0
/
+69
2023-04-14
Add support for new instructions of Zvfbfmin extension
Weiwei Li
4
-0
/
+37
2023-04-14
Add support for new instructions of Zfbfmin extension
Weiwei Li
4
-2
/
+23
2023-04-14
Update encoding.h to add instructions for BF16 extensions
Weiwei Li
1
-1
/
+19
2023-04-14
Add isa string support for Zfbfmin/Zvfbfmin/Zvfbfwma
Weiwei Li
2
-0
/
+17
2023-04-14
Add convertion function between binary float16 and float32 in softfloat
Weiwei Li
8
-0
/
+319
[...]