index
:
rocket-tools/riscv-isa-sim.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
Branch
Commit message
Author
Age
device_flags
Allow device flags after --device cmdline arg
Jerry Zhao
9 months
dts_parsing
Support parsing procs fully from DTS
Jerry Zhao
2 months
dynamic
build: Dynamically link installed progs
Jerry Zhao
14 months
fix-bf16
Add f64_to_bf16; fix f32_to_bf16
Andrew Waterman
17 months
force-rtti
build: Include all symbols from extension.o when linking spike's main
Jerry Zhao
14 months
log-commits-faster
tmp
Andrew Waterman
10 months
master
Merge pull request #1797 from YenHaoChen/pr-vector
Andrew Waterman
7 days
nolibfdt
Remove in-tree libfdt, rely on system-installed libfdt
Jerry Zhao
9 months
rivosinc-etrigger_fix_exception_match
Call stash_privilege more selectively
Andrew Waterman
16 months
whole-archive
build: Link spike binaries with --whole-archive
Jerry Zhao
14 months
[...]
Tag
Download
Author
Age
dummy-tag-for-ci-storage
riscv-isa-sim-dummy-tag-for-ci-storage.zip
riscv-isa-sim-dummy-tag-for-ci-storage.tar.gz
riscv-isa-sim-dummy-tag-for-ci-storage.tar.bz2
Andrew Waterman
24 months
v1.1.0
riscv-isa-sim-1.1.0.zip
riscv-isa-sim-1.1.0.tar.gz
riscv-isa-sim-1.1.0.tar.bz2
Andrew Waterman
3 years
v1.0.0
riscv-isa-sim-1.0.0.zip
riscv-isa-sim-1.0.0.tar.gz
riscv-isa-sim-1.0.0.tar.bz2
Andrew Waterman
5 years
Age
Commit message
Author
Files
Lines
2013-11-29
Remove debug printf in vsetprec
confprec
Quan Nguyen
1
-1
/
+0
2013-11-29
Add vsetprec instruction prototype
Quan Nguyen
5
-0
/
+17
2013-11-24
Merge branch 'master' of github.com:ucb-bar/riscv-isa-sim into HEAD
Quan Nguyen
7
-4
/
+9
2013-11-21
fix slli/slliw encoding bug
Yunsup Lee
2
-4
/
+4
2013-11-05
add accelerator disabled cause
Yunsup Lee
1
-0
/
+1
2013-11-05
correctly trap when SR_EA is disabled
Yunsup Lee
4
-0
/
+4
2013-11-04
Fix declaration of half-precision instructions
Albert Ou
2
-0
/
+2
2013-11-04
Re-add Hwacha header file
Albert Ou
1
-0
/
+1
2013-11-04
Implement "half-baked" half-precision instruction subset for Hwacha
Albert Ou
39
-2
/
+336
2013-11-04
Merge branch 'master' of github.com:ucb-bar/riscv-isa-sim into confprec
Albert Ou
30
-180
/
+463
[...]