aboutsummaryrefslogtreecommitdiff
path: root/riscv/sim.cc
AgeCommit message (Expand)AuthorFilesLines
2023-02-05Make clint tolerant of discontiguous hart IDsplic-clint-endianAndrew Waterman1-1/+1
2023-02-04Correctly instantiate PLIC contexts for mixed-hart targetsAndrew Waterman1-1/+1
2023-02-04Add sim_t::get_harts accessorAndrew Waterman1-0/+1
2023-01-19Perform pmpregions input validation in only one placeAndrew Waterman1-14/+4
2023-01-11Run Spike and HTIF in a single thread, rather than twoAndrew Waterman1-25/+14
2023-01-03Pass cfg object to processor_t constructorAndrew Waterman1-2/+2
2023-01-03Specify addresses are physical for simif_t member functionsJerry Zhao1-13/+13
2022-12-15Rename memif_endianness_t to endianness_tJerry Zhao1-4/+4
2022-12-13Move boost asio socket interface to socketif_tJerry Zhao1-7/+18
2022-12-12Make the processor_t interface independent of configure'd variables (#1174)Jerry Zhao1-8/+0
2022-10-25Remove set_target_endianness | add --big-endian flagJerry Zhao1-18/+12
2022-10-19Template-ize storesAndrew Waterman1-1/+1
2022-10-19Template-ize loadsAndrew Waterman1-1/+1
2022-10-17Merge branch 'master' into plic_uart_v1plic_uart_v1Andrew Waterman1-5/+2
2022-10-14Support command-line configuration of number of pmpregionsJerry Zhao1-1/+1
2022-09-20detects the loading of isa-incompatible (i.e. 32 bit code to 64bit HART) code...Iman Hosseini1-0/+1
2022-07-17remove unnecessary ifdef for RISCV_ENABLE_DUAL_ENDIANWeiwei Li1-4/+0
2022-04-20Add ns16550 serial device emulationAnup Patel1-0/+16
2022-04-20Add PLIC emulationAnup Patel1-0/+8
2022-04-12Move real_time_clint into cfg_tRupert Swarbrick1-2/+2
2022-04-12Move varch into cfg_tRupert Swarbrick1-2/+2
2022-04-12Remove nprocs from cfg_tRupert Swarbrick1-2/+0
2022-04-12Move hartids into cfg_tRupert Swarbrick1-4/+3
2022-04-12Move the "default hartids" logic from sim.cc into spike.ccRupert Swarbrick1-10/+3
2022-04-12Move start_pc into cfg_tRupert Swarbrick1-3/+2
2022-04-12Fix debug messages about invalid pmpregions/mmu-typesRupert Swarbrick1-2/+2
2022-04-11Change processor_t to hold a pointer to an isa_parser_t (#973)Rupert Swarbrick1-1/+1
2022-03-30Implement Sv57 and Sv57x4 translation modesAndrew Waterman1-0/+2
2022-03-18Fold priv parameter into cfg_tRupert Swarbrick1-3/+2
2022-03-18Fold isa parameter into cfg_tRupert Swarbrick1-3/+2
2022-03-18Fold nprocs parameter into cfg_tRupert Swarbrick1-8/+8
2022-03-18Fold bootargs parameter in the new cfg_t typeRupert Swarbrick1-3/+2
2022-03-18Initial step towards factoring out command line configurationRupert Swarbrick1-6/+8
2022-03-12Construct an isa_parser_t and pass it to processor_t constructorRupert Swarbrick1-2/+3
2022-02-23pmp: dts: handle the absence of mmu and pmp in dtsChih-Min Chao1-1/+13
2022-02-21Avoid an unnecessary strcpy (#925)Rupert Swarbrick1-3/+3
2022-02-18Don't instantiate a CLINT if there is none in the device config (#921)Rupert Swarbrick1-6/+11
2022-02-18Add simple error checking to DTB parsing codeRupert Swarbrick1-0/+13
2022-02-18Remove duplicate DTB load stepRupert Swarbrick1-17/+0
2021-09-17Don't use "using"Andrew Waterman1-2/+2
2021-09-17Use RIAA pattern in manipulating ostream flagsAndrew Waterman1-3/+3
2021-09-14add option --cmd to read commands from file (#772)Elmar Melcher1-3/+4
2021-09-01remove io_service_ptr_ctor and acceptor_ptr_ctoremelcher1-5/+5
2021-08-03activate socket comunication in simulatorElmar Melcher1-0/+5
2021-08-03declare socket properties in processor_tElmar Melcher1-1/+1
2021-08-03declare socket properties in sim_tElmar Melcher1-1/+7
2021-06-04encoding: udpate and move platform-related define outChih-Min Chao1-0/+1
2021-02-04Fix --kernel and --initrd options w.r.t. sparse mem_t implementationAndrew Waterman1-1/+1
2021-01-20add support to page on demand (#634)Chih-Min Chao1-1/+1
2020-12-14dts: mmu: replace 'riscv,bare' by 'riscv,sbare'Chih-Min Chao1-2/+2
generated by cgit v1.1 at 2024-07-11 04:33:36 +0000