aboutsummaryrefslogtreecommitdiff
path: root/riscv
AgeCommit message (Expand)AuthorFilesLines
2023-02-05Make clint tolerant of discontiguous hart IDsplic-clint-endianAndrew Waterman3-19/+26
2023-02-05Fix CLINT on big-endian machinesAndrew Waterman1-23/+55
2023-02-04Fix PLIC on big-endian hostsAndrew Waterman1-0/+2
2023-02-04Correctly instantiate PLIC contexts for mixed-hart targetsAndrew Waterman3-11/+20
2023-02-04Simplify plic_context_t initializationAndrew Waterman1-9/+2
2023-02-04Remove unused plic_context_t::num fieldAndrew Waterman2-2/+0
2023-02-04Remove unused plic_t::procs fieldAndrew Waterman2-2/+1
2023-02-04Make debug module tolerant of discontiguous hart IDsAndrew Waterman2-48/+28
2023-02-04Add sim_t::get_harts accessorAndrew Waterman5-23/+29
2023-01-31Zicond: implement Zicond (conditional integer operations)Philipp Tomsich5-0/+12
2023-01-31Update encoding.h for Zicond opcodesAndrew Waterman1-2/+81
2023-01-30triggers: optimize icount_t::icount_check_needed()YenHaoChen1-1/+1
2023-01-30triggers: add detect_icount_match()YenHaoChen3-6/+65
2023-01-30triggers: force to slow path with icount triggersYenHaoChen4-2/+9
2023-01-30triggers: add icount_t and update tinfoYenHaoChen2-0/+52
2023-01-30triggers: if match triggers with both breakpoint exception and entering D-mod...YenHaoChen1-6/+8
2023-01-30triggers: refactor: use CSR_TDATA1_TYPE_MCONTROL6 instead of number 6YenHaoChen1-1/+1
2023-01-27Remove dirty_enabled from cfg_tAaron Durbin2-5/+0
2023-01-27Use Svadu control bits to drive A/D updatesAaron Durbin1-2/+4
2023-01-27Enable Svadu control bits in menvcfg and henvcfgAaron Durbin2-1/+4
2023-01-27Add Svadu CSR bit definitionsAaron Durbin1-2/+6
2023-01-27Add Svadu Extension Parsing to ISA ParserAaron Durbin2-0/+3
2023-01-19Improve PMP number/granularity error messagesAndrew Waterman1-3/+4
2023-01-19Perform pmpregions input validation in only one placeAndrew Waterman1-14/+4
2023-01-19Support all 64 PMP registersAndrew Waterman1-1/+1
2023-01-18Instantiate tdata/tinfo as const csrs when trigger_count == 0Jerry Zhao3-8/+12
2023-01-18Add trigger_count field to cfg_tJerry Zhao2-3/+6
2023-01-13Simplify isa_parser_t::extension_enabledAndrew Waterman1-4/+1
2023-01-13Keep max_isa and extension_table in sync in exactly one placeAndrew Waterman1-22/+18
2023-01-13Use more appropriate data structure for extension_tableAndrew Waterman2-3/+2
2023-01-13Lift artificial limit of 191 extensionsAndrew Waterman3-1/+11
2023-01-13Merge pull request #1214 from YenHaoChen/pr-legalize-timingScott Johnson2-16/+22
2023-01-13triggers: refactor: use static and remove const for legalize_action()YenHaoChen2-2/+2
2023-01-13triggers: refactor: use static and remove const for legalize_match()YenHaoChen2-2/+2
2023-01-13triggers: refactor: remove legalization_action()'s dependency on dmodeYenHaoChen2-7/+8
2023-01-13triggers: legalize timing=1(after) for load data triggerYenHaoChen2-4/+7
2023-01-12Merge pull request #1225 from riscv-software-src/no-threadsAndrew Waterman2-31/+14
2023-01-12triggers: refactor: remove an outdated commentYenHaoChen1-1/+0
2023-01-12triggers: refactor: add mcontrol_common_t::legalize_timing() functionYenHaoChen2-6/+9
2023-01-11Run Spike and HTIF in a single thread, rather than twoAndrew Waterman2-31/+14
2023-01-11For NS16550 UART, poll stdin less oftenAndrew Waterman2-1/+12
2023-01-10change mem_cfg_t to accept cases when (base + size) is at 64-bit address spac...Parshintsev Anatoly1-1/+5
2023-01-09get_inclusive_end implementation for mem_cfg_tParshintsev Anatoly1-0/+4
2023-01-09implement get_size() getter for mem_cfg_t objectParshintsev Anatoly1-0/+5
2023-01-09implement get_base() getter for mem_cfg_t objectParshintsev Anatoly1-0/+4
2023-01-05Remove vestigial UNUSED annotationAndrew Waterman1-1/+1
2023-01-05Only update histogram when histogrammingAndrew Waterman1-1/+2
2023-01-04Remove --enable-dirty compile optionJerry Zhao1-5/+0
2023-01-04Respect --mmu-dirty flag instead of --enable-dirtyJerry Zhao2-24/+19
2023-01-04Add cfg_t field to enable PTE dirtyingJerry Zhao1-0/+3