aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/addiw.h
AgeCommit message (Expand)AuthorFilesLines
2015-03-12Update to new privileged specAndrew Waterman1-1/+1
2013-09-27Use WRITE_RD/WRITE_FRD macros to write registersAndrew Waterman1-1/+1
2013-09-11Implement zany immediatesAndrew Waterman1-1/+1
2011-06-19temporary undoing of renamingAndrew Waterman1-0/+2
2011-06-12[sim] renamed to riscv-isa-runAndrew Waterman1-2/+0
2011-01-18[opcodes, sim, xcc] made *w insns illegal in RV32Andrew Waterman1-0/+1
2010-11-21[xcc, sim, pk, opcodes] new instruction encoding!Andrew Waterman1-1/+1
2010-09-20[xcc, sim] changed instruction format so imm12 subs for rs2Andrew Waterman1-1/+1
2010-08-03[pk,sim,xcc] Renamed instructions to RISC-V specAndrew Waterman1-0/+1