aboutsummaryrefslogtreecommitdiff
path: root/arch/riscv
AgeCommit message (Expand)AuthorFilesLines
2019-12-02common: Move some cache and MMU functions out of common.hSimon Glass3-0/+3
2019-10-18RISC-V: Align boot image header with LinuxAtish Patra1-5/+6
2019-10-18gpio: sifive: add support for DM based gpio driver for FU540-SoCSagar Shrikant Kadam2-0/+41
2019-09-03riscv: cache: use CCTL to flush d-cacheRick Chen1-9/+13
2019-09-03riscv: dts: move out AE350 L2 node from cpus nodeRick Chen2-12/+22
2019-09-03riscv: cache: Flush L2 cache before jump to linuxRick Chen1-0/+17
2019-09-03riscv: ax25: add imply v5l2 cache controllerRick Chen1-0/+1
2019-09-03riscv: andes_plic: init plic by scanning each cpu nodeRick Chen1-11/+25
2019-09-03riscv: update fix_rela_dynMarcus Comstedt1-5/+5
2019-08-26riscv: add a generic FIT generator scriptLukas Auer1-0/+100
2019-08-26riscv: support SPL stack and global data relocationLukas Auer1-1/+34
2019-08-26riscv: add SPL supportLukas Auer7-1/+190
2019-08-26riscv: add run mode configuration for SPLLukas Auer7-18/+44
2019-08-15riscv: Access CSRs using CSR numbersBin Meng4-243/+19
2019-08-15riscv: Sync csr.h with Linux kernel v5.2Bin Meng2-16/+114
2019-08-11env: Drop environment.h header file where not neededSimon Glass1-1/+0
2019-07-16efi_loader: use predefined constants in crt0_*_efi.SHeinrich Schuchardt1-6/+5
2019-06-05riscv: Add Microchip MPFS Icicle board supportPadmarao Begari1-0/+4
2019-05-18CONFIG_SPL_SYS_[DI]CACHE_OFF: addTrevor Woerner2-4/+18
2019-05-18CONFIG_SYS_[DI]CACHE_OFF: convert to KconfigTrevor Woerner1-0/+12
2019-05-09RISCV: image: Add booti supportAtish Patra2-0/+56
2019-05-09riscv: prior_stage_fdt_address should only be used when OF_PRIOR_STAGE is ena...Rick Chen2-0/+4
2019-05-09riscv: Introduce CONFIG_XIP to support booting from flashRick Chen6-0/+21
2019-04-12dts: switch spi-flash to jedec, spi-nor compatibleNeil Armstrong2-2/+2
2019-04-08riscv: dts: fix CONFIG_DEFAULT_DEVICE_TREE failureRick Chen1-0/+2
2019-04-08riscv: dts: ae350 support SMPRick Chen2-44/+118
2019-04-08riscv: ax25: Andes specific cache shall only support in M-modeRick Chen1-0/+1
2019-04-08riscv: ax25: Add platform-specific Kconfig optionsRick Chen1-0/+6
2019-04-08riscv: Add a SYSCON driver for Andestech's PLMTRick Chen5-0/+67
2019-04-08riscv: Add a SYSCON driver for Andestech's PLICRick Chen5-2/+127
2019-04-08riscv: hang if relocation of secondary harts failsLukas Auer1-1/+12
2019-04-08riscv: do not rely on hart ID passed by previous boot stageLukas Auer1-0/+4
2019-04-08riscv: boot images passed to bootm on all hartsLukas Auer1-1/+12
2019-04-08riscv: add support for multi-hart systemsLukas Auer5-2/+147
2019-04-08riscv: save hart ID in register tp instead of s0Lukas Auer1-2/+2
2019-04-08riscv: delay initialization of caches and debug UARTLukas Auer1-8/+8
2019-04-08riscv: implement IPI platform functions using SBILukas Auer3-0/+31
2019-04-08riscv: import the supervisor binary interface header fileLukas Auer1-0/+94
2019-04-08riscv: add infrastructure for calling functions on other hartsLukas Auer5-0/+197
2019-02-27riscv: Enable CONFIG_SYS_BOOT_RAMDISK_HIGH for using initrdAnup Patel1-0/+1
2019-02-27riscv: Add SiFive FU540 board supportAnup Patel1-0/+4
2019-02-27riscv: generic: Ensure that U-Boot runs within 4GB for 64bit systemsAnup Patel1-0/+20
2019-02-27riscv: Add place-holder asm/arch/clk.h for driver compilationAnup Patel1-0/+14
2019-02-27riscv: Add asm/dma-mapping.h for DMA mappingsAnup Patel1-0/+38
2019-02-27riscv: Rename cpu/qemu to cpu/genericAnup Patel5-2/+2
2019-01-15riscv: qemu: define standalone load addressLukas Auer1-1/+1
2019-01-15riscv: remove RISC-V standalone linker scriptLukas Auer1-1/+0
2019-01-15riscv: use invalidate/flush_*cache_range functions in cache.cLukas Auer1-2/+2
2019-01-15riscv: move the AX25-specific implementation of flush_dcache_allLukas Auer2-6/+26
2019-01-15riscv: clarify error message on undefined exceptionsLukas Auer1-1/+2