aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/arch-aspeed
AgeCommit message (Expand)AuthorFilesLines
2022-11-24ram: ast2600: Align the RL and WL settingDylan Hung1-0/+4
2022-06-22ast2600: spl: Add boot mode detectionChia-Wei Wang1-0/+3
2022-01-19doc: replace @return by Return:Heinrich Schuchardt2-4/+4
2021-11-17clk: ast2600: Add RSACLK control for ACRYChia-Wei Wang1-0/+1
2021-11-17clk: ast2600: Add YCLK control for HACEJoel Stanley1-2/+3
2021-11-17aspeed: ast2600: Enlarge SRAM sizeChia-Wei Wang1-1/+1
2021-01-18aspeed: Add AST2600 platform supportChia-Wei, Wang2-0/+28
2021-01-18wdt: aspeed: Add AST2600 watchdog supportChia-Wei, Wang1-0/+129
2021-01-18ram: aspeed: Add AST2600 DRAM control supportDylan Hung1-0/+163
2021-01-18clk: aspeed: Add AST2600 clock supportRyan Chen1-0/+338
2020-08-14include/configs: aspeed: Remove hardcoded variablesChia-Wei, Wang1-0/+20
2019-09-05clk: aspeed: Add support for SD clockEddie James1-0/+3
2018-10-22watchdog: aspeed: restore default value of reset_maskCédric Le Goater1-0/+9
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini5-10/+5
2017-05-08aspeed: Refactor SCU to use consistent mask & shiftmaxims@google.com1-6/+6
2017-05-08aspeed: Add support for Clocks needed by MACsmaxims@google.com1-2/+60
2017-05-08aspeed: Add P-Bus clock in ast2500 clock drivermaxims@google.com1-1/+2
2017-05-08aspeed: AST2500 Pinctrl Drivermaxims@google.com2-0/+71
2017-05-08aspeed: Refactor AST2500 RAM Driver and Sysreset Drivermaxims@google.com1-39/+0
2017-05-08aspeed: Reset Drivermaxims@google.com1-0/+28
2017-05-08aspeed: Make SCU lock/unlock functions part of SCU APImaxims@google.com1-0/+14
2017-05-08aspeed: Watchdog Timer Drivermaxims@google.com1-4/+49
2017-01-28aspeed: Add basic ast2500-specific drivers and configurationmaxims@google.com2-0/+263
2017-01-28aspeed: Add drivers common to all Aspeed SoCsmaxims@google.com2-0/+153
generated by cgit v1.1 at 2024-07-07 20:24:35 +0000