aboutsummaryrefslogtreecommitdiff
path: root/llvm
AgeCommit message (Expand)AuthorFilesLines
2024-05-25[Support] Fix LEB128 test when building with MSVC (#93184)Alexandre Ganea1-7/+13
2024-05-25[llvm] Revise IDE folder structure (#89741)Michael Kruse56-113/+158
2024-05-25[VPlan] Remove unused Range arg from createWidenInductionRecipe (NFC).Florian Hahn1-4/+3
2024-05-24[flang] [lldb] [llvm] Fix 'destory' comment typos [NFC] (#93260)Stephan T. Lavavej2-3/+3
2024-05-25[llvm] Include the GenVT.inc to getEnumName (#93198)Brandon Wu1-206/+3
2024-05-25Reland "[SimplifyCFG] `switch`: Do Not Transform the Default Case if the Cond...Qiongsi Wu2-0/+38
2024-05-25Reland "[SimplifyCFG] When only one case value is missing, replace default wi...DianQK3-10/+142
2024-05-25[LV, VPlan] Check if plan is compatible to EVL transform (#92092)Shih-Po Hung5-174/+33
2024-05-24[RISCV] Fix spelling error in test names. NFCCraig Topper2-0/+0
2024-05-24[RISCV] PseudoMovImm is not a IsSignExtendingOpW instruction.Craig Topper1-2/+2
2024-05-24[nfc][InstCombine]Find PHI incoming block by operand number (#93249)Mingming Liu1-20/+13
2024-05-24[test][EntryExitInstrumenter] Update/add testsArthur Eubanks2-67/+102
2024-05-24[llvm-profgen] Improve sample profile density (#92144)Lei Wang3-52/+120
2024-05-24[RISCV] Do not check PostRAScheduler in enablePostRAScheduler (#92781)Michael Maitland6-12/+11
2024-05-24[Support] Remove terminfo dependency (#92865)Aaron Siddhartha Mondal14-172/+10
2024-05-24[memprof] Call llvm::SmallVector::reserve (#93324)Kazu Hirata1-0/+2
2024-05-24[ConstantRange][LVI] Add support for `multiplyWithNoWrap`Antonio Frighetto5-11/+154
2024-05-24[AArch64][SVE] Lower function arguments in types of arrays of predicates (#90...Zhaoshi Zheng4-8/+344
2024-05-24[LV] fix logical error in trunc cost (#91136)Ramkumar Ramachandra3-34/+259
2024-05-24[RISCV] Replace std::optional::value() with operator*. NFCCraig Topper1-4/+4
2024-05-24[LAA] rewrite a test to make it more robust (#93197)Ramkumar Ramachandra1-22/+33
2024-05-24[SelectionDAG][RISCV][VE] Rename VP_ASHR->VP_SRA VP_LSHR->VP_SRL. (#93221)Craig Topper6-43/+43
2024-05-24[memprof] Use a SetVector (NFC) (#93312)Kazu Hirata1-11/+7
2024-05-24[WebAssembly] Implement prototype f16x8.extract_lane instruction. (#93272)Brendan Dahl6-1/+29
2024-05-24[X86] combineBitcastToBoolVector - add XOR + Constant handling, match existin...Simon Pilgrim2-14/+34
2024-05-24[LV][NFC] precommit test for EVL transform (#92203)Shih-Po Hung1-0/+175
2024-05-24[X86] Add test case for #93000Simon Pilgrim1-0/+45
2024-05-24[MemProf] Fix tailcall discovery checking for multiple callee chains (#92632)Teresa Johnson3-47/+45
2024-05-24[DAG] visitFunnelShift - pull out repeated SDLoc.Simon Pilgrim1-13/+15
2024-05-24[X86] funnel-shifts.ll - add VBMI2 and non-uniform shift amounts test coverageSimon Pilgrim1-363/+458
2024-05-24[SLP]Improve/fix extracts calculations for non-power-of-2 elements.Alexey Bataev8-308/+214
2024-05-24[SPIR-V] Update docs to describe support of SPV_KHR_shader_clock (#93168)Vyacheslav Levytskyy1-0/+2
2024-05-24[SPIR-V] Enable spirv-val in SPV_KHR_shader_clock test (#93292)Sven van Haastregt1-1/+1
2024-05-24[SPIR-V] Inline assembly support (#93164)Vyacheslav Levytskyy22-15/+440
2024-05-24[X86] canCreateUndefOrPoisonForTargetNode - SSE vector shifts handle out of b...Simon Pilgrim2-6/+7
2024-05-24[NFC][LLVM] Clean up TLI VECFUNC macros. (#93178)Paul Walker3-17/+13
2024-05-24[LAA] increase test coverage in symbolic-stride (#92253)Ramkumar Ramachandra1-0/+121
2024-05-24[LV] add test for #47665, #88802 (#91135)Ramkumar Ramachandra2-0/+56
2024-05-24[VPlan] Use DomTreeUpdater to automatically update DT for vector loop. (#92525)Florian Hahn3-59/+23
2024-05-24[gn build] Port 5a48223d1c34LLVM GN Syncbot1-1/+0
2024-05-23Revert "[AMDGPU] Add AMDGPU-specific module splitting" (#93275)Vitaly Buka21-1560/+0
2024-05-24Fix build warning for 4def1ce10 (#93274)Freddy Ye1-1/+0
2024-05-24Revert "Run ObjCContractPass in Default Codegen Pipeline (#92331)"Nikita Popov18-100/+28
2024-05-24[X86][EVEX512] Move 512-bit operations under useAVX512RegsPhoebe Wang2-3/+21
2024-05-24[gn build] Port 4def1ce10128LLVM GN Syncbot1-2/+0
2024-05-24Reland "[X86] Remove knl/knm specific ISAs supports (#92883)" (#93136)Freddy Ye29-631/+113
2024-05-24LangRef: Rephrase fma description to avoid referring to libm (#92729)Matt Arsenault1-2/+2
2024-05-24[M68k] Fix compilation pipeline checkMichael Liao1-0/+4
2024-05-24[PowerPC] handle toc-data in load selection of fast-isel (#91916)Chen Zheng3-16/+21
2024-05-23[WebAssembly] Implement prototype f16x8.splat instruction. (#93228)Brendan Dahl7-4/+39