aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/tools/llvm-mca/X86/Broadwell
AgeCommit message (Expand)AuthorFilesLines
2024-11-28[X86] Remove HSW/BDW incorrect MOVQ2DQ overrideSimon Pilgrim1-3/+3
2024-11-27[X86] Cleanup SFENCE/MFENCE schedulesSimon Pilgrim2-6/+6
2024-11-27[X86] Fix HSW/BDW shift/rotate by CL schedulesSimon Pilgrim1-41/+41
2024-11-27[X86] Fix HSW/BDW masked store schedulesSimon Pilgrim2-10/+10
2024-11-24[X86] Improve F16C CVT schedules on SNB/HSW/BDWSimon Pilgrim1-5/+5
2024-11-24[X86] Split rr/rm CVT schedules on SNB/HSW/BDW (#117494)Simon Pilgrim2-12/+12
2024-07-26[X86] haswell/broadwell only uses port5 for mmx pack reg-reg instructionsSimon Pilgrim1-7/+7
2024-04-04[X86] Haswell/Broadwell - fix (V)ROUND*ri sched behaviours to use 2*Port1Simon Pilgrim2-22/+22
2024-04-03[X86] Haswell/Broadwell/Skylake DPPS folded instructions use an extra port06 ...Simon Pilgrim2-8/+8
2024-03-25[X86] HSW/BDW - vector splat shifts don't use Port5 when loading the shift am...Simon Pilgrim2-34/+34
2023-05-09Set mayLoad = 1 for shift/rotate with a memory operandShengchen Kan1-24/+24
2022-11-20[MCA][X86] Add test coverage for XSAVE instructionsSimon Pilgrim1-0/+51
2022-11-20[MCA][X86] Add test coverage for LOOP/LOOPE/LOOPNE instructionsSimon Pilgrim1-1/+11
2022-11-09[X86] Replace unnecessary CVTPS2PI/CVTPS2DQ overrides with better base class ...Simon Pilgrim1-5/+5
2022-11-08[X86] CVTTSS2SI64rm has the same scheduler def as (V)CVTSS2SI64rmSimon Pilgrim1-3/+3
2022-11-05[X86] Cleanup WriteCvtSD2SS/WriteCvtPD2PS overridesSimon Pilgrim1-3/+3
2022-11-05[X86] Fix override for CVTPD2PS/CVTPD2DQ/CVTTPD2DQ AVX variantsSimon Pilgrim1-7/+7
2022-02-08[X86] Update register RCL/RCR by 1 and immediate scheduling for Intel CPUsCraig Topper1-25/+25
2022-01-19[X86] Add some missing dependency-breaking zero idiom patterns to scheduler m...Simon Pilgrim1-15/+15
2021-12-12[MCA][X86] Fix duplicated cvtsi2ss/cvtsi2sd i32 + i64 folded testsSimon Pilgrim2-8/+8
2021-06-25[X86] Add description of FXAM instructionSerge Pavlov1-3/+3
2020-12-19[TableGen][ARM][X86] Detect combining IntrReadMem and IntrWriteMem.Craig Topper2-2/+2
2020-12-19[X86] Teach assembler to accept vmsave/vmload/vmrun/invlpga/skinit with or wi...Craig Topper1-2/+2
2020-06-23[X86] Add mayLoad/mayStore flags to some X87 instructions that don't have ise...Craig Topper1-17/+17
2020-05-08[X86] Remove the mayLoad and mayStore flags from vzeroupper/vzeroall.Craig Topper1-2/+2
2020-02-03[X86] Update the haswell and broadwell scheduler information for gather instr...Craig Topper1-28/+28
2019-10-10[MCA] Show aggregate over Average Wait times for the whole snippet (PR43219)Roman Lebedev1-0/+1
2019-08-20[MCA][X86] Add tests for LOCK variants of standard X86 arithmetic opsSimon Pilgrim1-1/+382
2019-08-19[X86] Move scheduling tests for CMPXCHG to the corresponding resources-x86_64...Andrea Di Biagio2-41/+14
2019-08-19[X86] Added extensive scheduling model tests for all the CMPXCHG variants. NFCAndrea Di Biagio1-1/+46
2019-06-19[X86] Add missing properties on llvm.x86.sse.{st,ld}mxcsrClement Courbet2-4/+4
2019-05-25[X86] Add zero idioms to the haswell, broadwell, and skylake schedule models....Craig Topper1-267/+267
2019-05-25[X86][llvm-mca] Add zero idiom tests for Intel CPUs. NFCCraig Topper1-0/+450
2019-05-06[X86] Remove the suffix on vcvt[u]si2ss/sd register variants in assembly prin...Craig Topper3-16/+16
2019-04-29[llvm-mca][x86] Fix MMX PMOVMSKB testSimon Pilgrim1-3/+3
2019-04-28[MCA] Fix typo in AVX2 gather tests. NFCAndrea Di Biagio1-3/+3
2019-03-18[X86] Remove the _alt forms of (V)CMP instructions. Use a combination of cust...Craig Topper3-40/+40
2019-03-07[X86] Correct scheduler information for rotate by constant for Haswell, Broad...Craig Topper1-17/+17
2019-03-06[llvm-mca][X86] Add ADC/SBB with zero test casesSimon Pilgrim1-1/+73
2019-02-24[X86] Correct some ADC/SBB with immediate scheduler data for Broadwell and Sk...Craig Topper1-17/+17
2019-02-04[X86] Print all register forms of x87 fadd/fsub/fdiv/fmul as having two argum...Craig Topper1-44/+44
2019-02-04[X86] Print %st(0) as %st when its implicit to the instruction. Continue prin...Craig Topper1-42/+42
2019-02-04Revert r352985 "[X86] Print %st(0) as %st to match what gcc inline asm uses a...Craig Topper1-54/+54
2019-02-03[X86] Print %st(0) as %st to match what gcc inline asm uses as the clobber na...Craig Topper1-54/+54
2019-01-22[llvm-mca][X86] Add missing CLWB/CLZERO/FSGSBASE/LWP/MWAITX/RDPID/SHA testsSimon Pilgrim1-0/+59
2019-01-22[llvm-mca][X86] Add missing enter/leave, invlpg/invlpga, rdmsr/wrmsr, rdpmc a...Simon Pilgrim1-1/+33
2019-01-22[llvm-mca][X86] Add missing mfence/pinsrw testsSimon Pilgrim1-1/+12
2019-01-22[llvm-mca][X86] Add missing monitor/mwait testsSimon Pilgrim1-1/+9
2019-01-22[llvm-mca][X86] Add missing vperm2i128 testsSimon Pilgrim1-1/+8
2019-01-22[llvm-mca][X86] Add missing tzcntw testsSimon Pilgrim1-1/+8
generated by cgit v1.1 at 2025-08-09 08:28:12 +0000