Skip to content
GitLab
Unverified Commit ff73a760 authored by mergify[bot]'s avatar mergify[bot] Committed by GitHub
Browse files

Guard initial blocks in emitted Verilog with `ifndef SYNTHESIS (#1248) 

(cherry picked from commit 28ffacca)
parent 9db69631
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment