Skip to content
GitLab
Unverified Commit f5e6e2bc authored by Schuyler Eldridge's avatar Schuyler Eldridge Committed by GitHub
Browse files

Merge pull request #1204 from freechipsproject/else-if 

Emit Verilog else-if for Register Updates
parents b43288d5 a4cb2281
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment