Skip to content
GitLab
Unverified Commit b43288d5 authored by Albert Magyar's avatar Albert Magyar Committed by GitHub
Browse files

Merge pull request #1202 from freechipsproject/fix-verilog-mem-delay-en 

Fix handling of read enables for write-first (default) memories in VerilogMemDelays
parents fd981848 24f7d90b
Hide whitespace changes
Inline Side-by-side
Supports Markdown
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment