Require Andr, Orr, Xorr, Neg to have one operand (#2312)
Fix an OG bug where Andr, Orr, and Xorr would accept an arbitrary number of operands. Verilog emission doesn't support this and will silently drop all operands after the first. E.g., "andr(a, b)" would emit as "&a". After this commit, "andr(a, b)" will be rejected by checking passes. For archaeological purposes, this appears to have been the behavior dating back to when this was added in d2d3260a . Signed-off-by:Schuyler Eldridge <schuyler.eldridge@sifive.com>
parent
c0479d9a
Please register or sign in to comment