Create annotation to allow inline readmem in Verilog (#2107) (#2108)
This PR adds a new annotation allowing inline loading for memory files in Verilog code. (cherry picked from commit efdefde2 ) Co-authored-by:Carlos Eduardo <carlosedp@gmail.com>
parent
a0bc0673
Please register or sign in to comment